mirror of
https://github.com/torvalds/linux.git
synced 2024-11-21 19:41:42 +00:00
e1dce56443
PCI Express Interface PMU includes various performance counters to monitor the data that is transmitted over the PCIe link. The counters track various inbound and outbound transactions which includes separate counters for posted/non-posted/completion TLPs. Also, inbound and outbound memory read requests along with their latencies can also be monitored. Address Translation Services(ATS)events such as ATS Translation, ATS Page Request, ATS Invalidation along with their corresponding latencies are also supported. The performance counters are 64 bits wide. For instance, perf stat -e ib_tlp_pr <workload> tracks the inbound posted TLPs for the workload. Co-developed-by: Linu Cherian <lcherian@marvell.com> Signed-off-by: Linu Cherian <lcherian@marvell.com> Signed-off-by: Gowthami Thiagarajan <gthiagarajan@marvell.com> Link: https://lore.kernel.org/r/20241028055309.17893-1-gthiagarajan@marvell.com Signed-off-by: Will Deacon <will@kernel.org> |
||
---|---|---|
.. | ||
alibaba_pmu.rst | ||
ampere_cspmu.rst | ||
arm_dsu_pmu.rst | ||
arm-ccn.rst | ||
arm-cmn.rst | ||
arm-ni.rst | ||
cxl.rst | ||
dwc_pcie_pmu.rst | ||
hisi-pcie-pmu.rst | ||
hisi-pmu.rst | ||
hns3-pmu.rst | ||
imx-ddr.rst | ||
index.rst | ||
meson-ddr-pmu.rst | ||
mrvl-pem-pmu.rst | ||
nvidia-pmu.rst | ||
qcom_l2_pmu.rst | ||
qcom_l3_pmu.rst | ||
starfive_starlink_pmu.rst | ||
thunderx2-pmu.rst | ||
xgene-pmu.rst |