u-boot/drivers/clk
Tom Rini 280db76f15 Pull request doc-2022-04-rc1
Replace @return by Return: in code comments.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEEbcT5xx8ppvoGt20zxIHbvCwFGsQFAmHpCv4ACgkQxIHbvCwF
 GsRxNhAAkJXbngwkfdM5O3eZH2zuI0av9GDBLoFoxTWFviwDpCcyzb/XsQgZ8IE5
 Cff9Y6P/SlNPdoE4pvDFqAItvmrvcZ9b/oeAmhVDaMMv1dGEOV9uSQvuQkpJWt/V
 nHtRuCVjSK6qqor3fSTHNMyFcG+gkAG/+8T+KuU8gUDKECQgzJqgixcdKvTjF9jL
 DOIxVKAPRrxlzuJ0u2eovVSZFBB3mik7fnDmOGnbKjj87FvUuOZCX/VWCC5zMGmY
 eOi+C2ONnUleeivWAJrU6AxP28BkCR1q3U1F0LH2LVjolX8WZByYdzlBAOr3RkK0
 0sYxxShdrF+2cYmQP1/wo4z8AySkSBrbr6WTQ58i5vsqFm4sb1FF52cQHQOaFOaV
 Gp/NokHMuzhx7YQr4Ps0TvpROoW6L3Vt2SqA58FoHXzTvWpTi+terdAodL8rH3+1
 yGGNzYW6C79qqMKLclvuLvy/6IWf1UekTo45ocP47vhieRbxyGr8UZ8KMnX6Yx0e
 Y6U34K820fgfTLHM5MOgXMvBXqpskcWnR5hZWdrN9fJyqAZ7AxXQvdDDdIIEMPM9
 MBiFDH8seE62SkTbAEjrSU6RE76WovUISlegmBaB8ihs588au/BQCrsSxmNqT1SV
 SCp8D/GBSjwv+utWlneH6JKAIYxvpsgWeWzr27lA5F3m3j+5gKI=
 =iOT9
 -----END PGP SIGNATURE-----

Merge tag 'doc-2022-04-rc1' of https://source.denx.de/u-boot/custodians/u-boot-efi

Pull request doc-2022-04-rc1

Replace @return by Return: in code comments.
2022-01-20 09:39:45 -05:00
..
altera drivers: clk: Add memory clock driver for Intel N5X device 2021-08-25 12:55:13 +08:00
analogbits clk: sifive: Sync-up WRPLL library with upstream Linux 2019-07-19 14:24:51 +08:00
aspeed doc: replace @return by Return: 2022-01-19 18:11:34 +01:00
at91 WS cleanup: remove trailing empty lines 2021-09-30 08:08:56 -04:00
exynos dm: treewide: Rename auto_alloc_size members to be shorter 2020-12-13 08:00:25 -07:00
imx WS cleanup: remove SPACE(s) followed by TAB 2021-09-30 09:08:16 -04:00
intel clk: x86: Correct the driver name 2021-01-30 14:25:41 -07:00
mediatek clk: mediatek: Add MT8183 clock driver 2021-01-18 15:14:13 -05:00
meson WS cleanup: remove trailing empty lines 2021-09-30 08:08:56 -04:00
microchip doc: replace @return by Return: 2022-01-19 18:11:34 +01:00
mtmips clk: add clock driver for MediaTek MT7620 SoC 2021-01-24 21:39:26 +01:00
mvebu clk: armada-37xx: Set DM_FLAG_PRE_RELOC 2021-07-08 16:40:52 +02:00
owl clk: actions: Add SD/MMC clocks 2022-01-18 12:48:17 -05:00
renesas treewide: invaild -> invalid 2022-01-13 07:57:49 -05:00
rockchip clk: rockchip: rk3568: update clks 2021-10-15 20:57:31 +08:00
sifive clk: sifive: Fix -Wint-to-pointer-cast warning 2021-10-20 10:59:09 +08:00
sunxi clk: sunxi: Extend DM_RESET selection to SPL 2021-10-25 14:54:06 +01:00
tegra common: Drop log.h from common header 2020-05-18 21:19:18 -04:00
ti treewide: invaild -> invalid 2022-01-13 07:57:49 -05:00
uniphier clk: uniphier: Add PCIe clock entry 2021-07-14 16:48:05 -04:00
clk_bcm6345.c dm: treewide: Rename auto_alloc_size members to be shorter 2020-12-13 08:00:25 -07:00
clk_boston.c dm: treewide: Rename ofdata_to_platdata() to of_to_plat() 2020-12-13 16:51:09 -07:00
clk_fixed_factor.c clk: define LOG_CATEGORY for generic and ccf clocks 2021-12-15 12:16:16 -05:00
clk_fixed_rate.c clk: define LOG_CATEGORY for generic and ccf clocks 2021-12-15 12:16:16 -05:00
clk_kendryte.c clk: k210: Try harder to get the best config 2021-10-07 16:08:23 +08:00
clk_octeon.c common: Drop asm/global_data.h from common header 2021-02-02 15:33:42 -05:00
clk_pic32.c common: Drop asm/global_data.h from common header 2021-02-02 15:33:42 -05:00
clk_sandbox_ccf.c clk: set flags in the ccf registration routines 2020-08-24 11:03:26 +02:00
clk_sandbox_test.c clk: sandbox: Move priv/plat data to a header file 2021-03-26 17:03:08 +13:00
clk_sandbox.c clk: sandbox: Create a special fixed-rate driver 2021-03-26 17:03:08 +13:00
clk_scmi.c clk: scmi: define LOG_CATEGORY 2021-11-23 13:53:03 -05:00
clk_stm32f.c treewide: invaild -> invalid 2022-01-13 07:57:49 -05:00
clk_stm32h7.c treewide: invaild -> invalid 2022-01-13 07:57:49 -05:00
clk_stm32mp1.c stm32mp15: replace CONFIG_TFABOOT when it is possible 2021-11-10 17:07:31 +01:00
clk_versaclock.c treewide: invaild -> invalid 2022-01-13 07:57:49 -05:00
clk_versal.c clk: versal: Enable only GATE type clocks 2021-09-30 12:30:28 +02:00
clk_vexpress_osc.c dm: treewide: Rename auto_alloc_size members to be shorter 2020-12-13 08:00:25 -07:00
clk_zynq.c Xilinx changes for v2021.04-rc3 2021-02-23 10:45:55 -05:00
clk_zynqmp.c clk: zynqmp: Fix gem tx/rx/ref clock handling 2022-01-05 10:22:02 +01:00
clk-cdce9xx.c dm: treewide: Rename auto_alloc_size members to be shorter 2020-12-13 08:00:25 -07:00
clk-composite.c clk: define LOG_CATEGORY for generic and ccf clocks 2021-12-15 12:16:16 -05:00
clk-divider.c clk: define LOG_CATEGORY for generic and ccf clocks 2021-12-15 12:16:16 -05:00
clk-fixed-factor.c clk: define LOG_CATEGORY for generic and ccf clocks 2021-12-15 12:16:16 -05:00
clk-gate.c clk: define LOG_CATEGORY for generic and ccf clocks 2021-12-15 12:16:16 -05:00
clk-hsdk-cgu.c clk: Update drivers to use -EINVAL 2021-04-06 16:33:19 +12:00
clk-mux.c clk: define LOG_CATEGORY for generic and ccf clocks 2021-12-15 12:16:16 -05:00
clk-uclass.c treewide: invaild -> invalid 2022-01-13 07:57:49 -05:00
clk-xlnx-clock-wizard.c clk: zynq: Add clock wizard driver 2021-06-23 09:48:35 +02:00
clk.c clk: define LOG_CATEGORY for generic and ccf clocks 2021-12-15 12:16:16 -05:00
ics8n3qv01.c dm: treewide: Rename auto_alloc_size members to be shorter 2020-12-13 08:00:25 -07:00
Kconfig clk: clk_versaclock: Add support for versaclock driver 2021-08-21 18:23:02 -04:00
Makefile clk: clk_versaclock: Add support for versaclock driver 2021-08-21 18:23:02 -04:00
mpc83xx_clk.c common: Drop asm/global_data.h from common header 2021-02-02 15:33:42 -05:00
mpc83xx_clk.h Finish conversion of CONFIG_SYS_CLK_FREQ to Kconfig 2021-12-27 16:20:18 -05:00