leandrof/u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
da84f33b04
u-boot/arch/mips/cpu
History
Gabor Juhos da84f33b04 MIPS: mips32/cache.S: remove superfluous register assignment 
The t4 register already holds the cache
line size, and the value of the register
is not changed in mips_init_icache.

Get the cache line size value from t4 for
mips_init_dcache as well and remove the
superfluous assignment of t5 register.

Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
2013-07-24 09:51:05 -04:00
..
mips32 MIPS: mips32/cache.S: remove superfluous register assignment 2013-07-24 09:51:05 -04:00
mips64 MIPS: mips64/interrupt.c: remove superfluous include 2013-07-24 09:51:05 -04:00
xburst Add GPL-2.0+ SPDX-License-Identifier to source files 2013-07-24 09:44:38 -04:00
u-boot.lds Add GPL-2.0+ SPDX-License-Identifier to source files 2013-07-24 09:44:38 -04:00