Files
u-boot/drivers
Michal Simek 6f3fa73658 clk: zynq: Show watchdog clock rate properly
watchdog clock is also connected to cpu 1X clocksource.

Zynq> clk dump
...

Before:
      swdt          4294967290
After:
      swdt           111111110

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
2018-02-21 16:33:08 +01:00
..
…
…
…
2018-01-31 13:14:09 +01:00
…
2017-11-28 21:59:30 +01:00
2017-11-06 09:51:01 -05:00
2017-11-30 22:55:27 +01:00
2017-11-20 09:58:31 +01:00
…
2018-01-31 13:14:09 +01:00