leandrof/u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

stm32f7: enable instruction & data cache

Browse Source 
It also enables commands for cache enable/disable/status.

Signed-off-by: Vikas Manocha <vikas.manocha@st.com>
cc: Christophe KERELLO <christophe.kerello@st.com>
This commit is contained in:
Vikas Manocha 2017-03-27 13:02:45 -07:00 committed by Tom Rini
parent bf4d0495d2
commit dc11d83a2e
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm/mach-stm32/stm32f7/soc.c
View File

@ -58,6 +58,8 @@ int arch_cpu_init(void)
(V7M_MPU_RASR_XN_ENABLE
| V7M_MPU_RASR_AP_RW_RW
| 0x01 << V7M_MPU_RASR_TEX_SHIFT
| 0x01 << V7M_MPU_RASR_B_SHIFT
| 0x01 << V7M_MPU_RASR_C_SHIFT
| V7M_MPU_RASR_SIZE_8MB
| V7M_MPU_RASR_EN)
, &V7M_MPU->rasr

4
include/configs/stm32f746-disco.h
View File

@ -12,9 +12,6 @@
#define CONFIG_SYS_INIT_SP_ADDR 0x20050000
#define CONFIG_SYS_TEXT_BASE 0x08000000
#define CONFIG_SYS_ICACHE_OFF
#define CONFIG_SYS_DCACHE_OFF
/*
* Configuration of the external SDRAM memory
*/
@ -78,4 +75,5 @@
#define CONFIG_CMDLINE_EDITING
#define CONFIG_CMD_MEM
#define CONFIG_CMD_CACHE
#endif /* __CONFIG_H */