board: ti: am654: select SYS_DISABLE_DCACHE_OPS for arm64 build
AM654 SoC is IO coherent wrt A53 cores, therefore enable SYS_DISABLE_DCACHE_OPS to avoid cache operations in A53 SPL/U-Boot. Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
This commit is contained in:
parent
add4967124
commit
c14f3c3111
@ -11,6 +11,7 @@ config TARGET_AM654_A53_EVM
|
||||
bool "TI K3 based AM654 EVM running on A53"
|
||||
select ARM64
|
||||
select SOC_K3_AM6
|
||||
select SYS_DISABLE_DCACHE_OPS
|
||||
|
||||
config TARGET_AM654_R5_EVM
|
||||
bool "TI K3 based AM654 EVM running on R5"
|
||||
|
Loading…
Reference in New Issue
Block a user