OMAP3: Add I2C support
Add I2C support. Signed-off-by: Dirk Behme <dirk.behme@googlemail.com>
This commit is contained in:
Dirk Behme
Jean-Christophe PLAGNIOL-VILLARD
parent
b1c3bf99fb
commit
7d264c1ef2
@ -29,6 +29,7 @@ COBJS-$(CONFIG_FSL_I2C) += fsl_i2c.o
|
||||
COBJS-$(CONFIG_I2C_MXC) += mxc_i2c.o
|
||||
COBJS-$(CONFIG_DRIVER_OMAP1510_I2C) += omap1510_i2c.o
|
||||
COBJS-$(CONFIG_DRIVER_OMAP24XX_I2C) += omap24xx_i2c.o
|
||||
COBJS-$(CONFIG_DRIVER_OMAP34XX_I2C) += omap24xx_i2c.o
|
||||
COBJS-$(CONFIG_SOFT_I2C) += soft_i2c.o
|
||||
COBJS-$(CONFIG_TSI108_I2C) += tsi108_i2c.o
|
||||
|
||||
|
||||
@ -109,7 +109,11 @@ static int i2c_read_byte (u8 devaddr, u8 regoffset, u8 * value)
|
||||
|
||||
status = wait_for_pin ();
|
||||
if (status & I2C_STAT_RRDY) {
|
||||
#if defined(CONFIG_OMAP243X) || defined(CONFIG_OMAP34XX)
|
||||
*value = readb (I2C_DATA);
|
||||
#else
|
||||
*value = readw (I2C_DATA);
|
||||
#endif
|
||||
udelay (20000);
|
||||
} else {
|
||||
i2c_error = 1;
|
||||
@ -150,8 +154,23 @@ static int i2c_write_byte (u8 devaddr, u8 regoffset, u8 value)
|
||||
status = wait_for_pin ();
|
||||
|
||||
if (status & I2C_STAT_XRDY) {
|
||||
#if defined(CONFIG_OMAP243X) || defined(CONFIG_OMAP34XX)
|
||||
/* send out 1 byte */
|
||||
writeb (regoffset, I2C_DATA);
|
||||
writew (I2C_STAT_XRDY, I2C_STAT);
|
||||
|
||||
status = wait_for_pin ();
|
||||
if ((status & I2C_STAT_XRDY)) {
|
||||
/* send out next 1 byte */
|
||||
writeb (value, I2C_DATA);
|
||||
writew (I2C_STAT_XRDY, I2C_STAT);
|
||||
} else {
|
||||
i2c_error = 1;
|
||||
}
|
||||
#else
|
||||
/* send out two bytes */
|
||||
writew ((value << 8) + regoffset, I2C_DATA);
|
||||
#endif
|
||||
/* must have enough delay to allow BB bit to go low */
|
||||
udelay (50000);
|
||||
if (readw (I2C_STAT) & I2C_STAT_NACK) {
|
||||
@ -188,7 +207,11 @@ static void flush_fifo(void)
|
||||
while(1){
|
||||
stat = readw(I2C_STAT);
|
||||
if(stat == I2C_STAT_RRDY){
|
||||
#if defined(CONFIG_OMAP243X) || defined(CONFIG_OMAP34XX)
|
||||
readb(I2C_DATA);
|
||||
#else
|
||||
readw(I2C_DATA);
|
||||
#endif
|
||||
writew(I2C_STAT_RRDY,I2C_STAT);
|
||||
udelay(1000);
|
||||
}else
|
||||
|
||||
128
include/asm-arm/arch-omap3/i2c.h
Normal file
128
include/asm-arm/arch-omap3/i2c.h
Normal file
@ -0,0 +1,128 @@
|
||||
/*
|
||||
* (C) Copyright 2004-2008
|
||||
* Texas Instruments, <www.ti.com>
|
||||
*
|
||||
* See file CREDITS for list of people who contributed to this
|
||||
* project.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU General Public License as
|
||||
* published by the Free Software Foundation; either version 2 of
|
||||
* the License, or (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||||
* MA 02111-1307 USA
|
||||
*/
|
||||
#ifndef _I2C_H_
|
||||
#define _I2C_H_
|
||||
|
||||
#define I2C_DEFAULT_BASE I2C_BASE1
|
||||
|
||||
#define I2C_REV (I2C_DEFAULT_BASE + 0x00)
|
||||
#define I2C_IE (I2C_DEFAULT_BASE + 0x04)
|
||||
#define I2C_STAT (I2C_DEFAULT_BASE + 0x08)
|
||||
#define I2C_IV (I2C_DEFAULT_BASE + 0x0c)
|
||||
#define I2C_BUF (I2C_DEFAULT_BASE + 0x14)
|
||||
#define I2C_CNT (I2C_DEFAULT_BASE + 0x18)
|
||||
#define I2C_DATA (I2C_DEFAULT_BASE + 0x1c)
|
||||
#define I2C_SYSC (I2C_DEFAULT_BASE + 0x20)
|
||||
#define I2C_CON (I2C_DEFAULT_BASE + 0x24)
|
||||
#define I2C_OA (I2C_DEFAULT_BASE + 0x28)
|
||||
#define I2C_SA (I2C_DEFAULT_BASE + 0x2c)
|
||||
#define I2C_PSC (I2C_DEFAULT_BASE + 0x30)
|
||||
#define I2C_SCLL (I2C_DEFAULT_BASE + 0x34)
|
||||
#define I2C_SCLH (I2C_DEFAULT_BASE + 0x38)
|
||||
#define I2C_SYSTEST (I2C_DEFAULT_BASE + 0x3c)
|
||||
|
||||
/* I2C masks */
|
||||
|
||||
/* I2C Interrupt Enable Register (I2C_IE): */
|
||||
#define I2C_IE_GC_IE (1 << 5)
|
||||
#define I2C_IE_XRDY_IE (1 << 4) /* Transmit data ready interrupt enable */
|
||||
#define I2C_IE_RRDY_IE (1 << 3) /* Receive data ready interrupt enable */
|
||||
#define I2C_IE_ARDY_IE (1 << 2) /* Register access ready interrupt enable */
|
||||
#define I2C_IE_NACK_IE (1 << 1) /* No acknowledgment interrupt enable */
|
||||
#define I2C_IE_AL_IE (1 << 0) /* Arbitration lost interrupt enable */
|
||||
|
||||
/* I2C Status Register (I2C_STAT): */
|
||||
|
||||
#define I2C_STAT_SBD (1 << 15) /* Single byte data */
|
||||
#define I2C_STAT_BB (1 << 12) /* Bus busy */
|
||||
#define I2C_STAT_ROVR (1 << 11) /* Receive overrun */
|
||||
#define I2C_STAT_XUDF (1 << 10) /* Transmit underflow */
|
||||
#define I2C_STAT_AAS (1 << 9) /* Address as slave */
|
||||
#define I2C_STAT_GC (1 << 5)
|
||||
#define I2C_STAT_XRDY (1 << 4) /* Transmit data ready */
|
||||
#define I2C_STAT_RRDY (1 << 3) /* Receive data ready */
|
||||
#define I2C_STAT_ARDY (1 << 2) /* Register access ready */
|
||||
#define I2C_STAT_NACK (1 << 1) /* No acknowledgment interrupt enable */
|
||||
#define I2C_STAT_AL (1 << 0) /* Arbitration lost interrupt enable */
|
||||
|
||||
/* I2C Interrupt Code Register (I2C_INTCODE): */
|
||||
|
||||
#define I2C_INTCODE_MASK 7
|
||||
#define I2C_INTCODE_NONE 0
|
||||
#define I2C_INTCODE_AL 1 /* Arbitration lost */
|
||||
#define I2C_INTCODE_NAK 2 /* No acknowledgement/general call */
|
||||
#define I2C_INTCODE_ARDY 3 /* Register access ready */
|
||||
#define I2C_INTCODE_RRDY 4 /* Rcv data ready */
|
||||
#define I2C_INTCODE_XRDY 5 /* Xmit data ready */
|
||||
|
||||
/* I2C Buffer Configuration Register (I2C_BUF): */
|
||||
|
||||
#define I2C_BUF_RDMA_EN (1 << 15) /* Receive DMA channel enable */
|
||||
#define I2C_BUF_XDMA_EN (1 << 7) /* Transmit DMA channel enable */
|
||||
|
||||
/* I2C Configuration Register (I2C_CON): */
|
||||
|
||||
#define I2C_CON_EN (1 << 15) /* I2C module enable */
|
||||
#define I2C_CON_BE (1 << 14) /* Big endian mode */
|
||||
#define I2C_CON_STB (1 << 11) /* Start byte mode (master mode only) */
|
||||
#define I2C_CON_MST (1 << 10) /* Master/slave mode */
|
||||
#define I2C_CON_TRX (1 << 9) /* Transmitter/receiver mode */
|
||||
/* (master mode only) */
|
||||
#define I2C_CON_XA (1 << 8) /* Expand address */
|
||||
#define I2C_CON_STP (1 << 1) /* Stop condition (master mode only) */
|
||||
#define I2C_CON_STT (1 << 0) /* Start condition (master mode only) */
|
||||
|
||||
/* I2C System Test Register (I2C_SYSTEST): */
|
||||
|
||||
#define I2C_SYSTEST_ST_EN (1 << 15) /* System test enable */
|
||||
#define I2C_SYSTEST_FREE (1 << 14) /* Free running mode, on brkpoint) */
|
||||
#define I2C_SYSTEST_TMODE_MASK (3 << 12) /* Test mode select */
|
||||
#define I2C_SYSTEST_TMODE_SHIFT (12) /* Test mode select */
|
||||
#define I2C_SYSTEST_SCL_I (1 << 3) /* SCL line sense input value */
|
||||
#define I2C_SYSTEST_SCL_O (1 << 2) /* SCL line drive output value */
|
||||
#define I2C_SYSTEST_SDA_I (1 << 1) /* SDA line sense input value */
|
||||
#define I2C_SYSTEST_SDA_O (1 << 0) /* SDA line drive output value */
|
||||
|
||||
#define I2C_SCLL_SCLL 0
|
||||
#define I2C_SCLL_SCLL_M 0xFF
|
||||
#define I2C_SCLL_HSSCLL 8
|
||||
#define I2C_SCLH_HSSCLL_M 0xFF
|
||||
#define I2C_SCLH_SCLH 0
|
||||
#define I2C_SCLH_SCLH_M 0xFF
|
||||
#define I2C_SCLH_HSSCLH 8
|
||||
#define I2C_SCLH_HSSCLH_M 0xFF
|
||||
|
||||
#define OMAP_I2C_STANDARD 100
|
||||
#define OMAP_I2C_FAST_MODE 400
|
||||
#define OMAP_I2C_HIGH_SPEED 3400
|
||||
|
||||
#define SYSTEM_CLOCK_12 12000
|
||||
#define SYSTEM_CLOCK_13 13000
|
||||
#define SYSTEM_CLOCK_192 19200
|
||||
#define SYSTEM_CLOCK_96 96000
|
||||
|
||||
#define I2C_IP_CLK SYSTEM_CLOCK_96
|
||||
#define I2C_PSC_MAX 0x0f
|
||||
#define I2C_PSC_MIN 0x00
|
||||
|
||||
#endif /* _I2C_H_ */
|
||||
Loading…
Reference in New Issue
Block a user