forked from Minki/linux
9806307a1c
The DCB credits refill quantum _must_ be greater than half the max packet size. This is needed to guarantee that TX DMA operations are not attempted during a pause state. Additionally, the min IFG must be set correctly for DCB mode. If a DMA operation is requested unexpectedly during the pause state the HW data store may be corrupted leading to a DMA hang. The DMA hang requires a reset to correct. This fixes the HW configuration to avoid this condition. Signed-off-by: John Fastabend <john.r.fastabend@intel.com> Tested-by: Ross Brattain <ross.b.brattain@intel.com> Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com> Signed-off-by: David S. Miller <davem@davemloft.net>
429 lines
12 KiB
C
429 lines
12 KiB
C
/*******************************************************************************
|
|
|
|
Intel 10 Gigabit PCI Express Linux driver
|
|
Copyright(c) 1999 - 2010 Intel Corporation.
|
|
|
|
This program is free software; you can redistribute it and/or modify it
|
|
under the terms and conditions of the GNU General Public License,
|
|
version 2, as published by the Free Software Foundation.
|
|
|
|
This program is distributed in the hope it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
more details.
|
|
|
|
You should have received a copy of the GNU General Public License along with
|
|
this program; if not, write to the Free Software Foundation, Inc.,
|
|
51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
|
|
|
|
The full GNU General Public License is included in this distribution in
|
|
the file called "COPYING".
|
|
|
|
Contact Information:
|
|
e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
|
|
Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
|
|
|
|
*******************************************************************************/
|
|
|
|
#include "ixgbe.h"
|
|
#include "ixgbe_type.h"
|
|
#include "ixgbe_dcb.h"
|
|
#include "ixgbe_dcb_82599.h"
|
|
|
|
/**
|
|
* ixgbe_dcb_config_packet_buffers_82599 - Configure DCB packet buffers
|
|
* @hw: pointer to hardware structure
|
|
* @dcb_config: pointer to ixgbe_dcb_config structure
|
|
*
|
|
* Configure packet buffers for DCB mode.
|
|
*/
|
|
static s32 ixgbe_dcb_config_packet_buffers_82599(struct ixgbe_hw *hw,
|
|
struct ixgbe_dcb_config *dcb_config)
|
|
{
|
|
s32 ret_val = 0;
|
|
u32 value = IXGBE_RXPBSIZE_64KB;
|
|
u8 i = 0;
|
|
|
|
/* Setup Rx packet buffer sizes */
|
|
switch (dcb_config->rx_pba_cfg) {
|
|
case pba_80_48:
|
|
/* Setup the first four at 80KB */
|
|
value = IXGBE_RXPBSIZE_80KB;
|
|
for (; i < 4; i++)
|
|
IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), value);
|
|
/* Setup the last four at 48KB...don't re-init i */
|
|
value = IXGBE_RXPBSIZE_48KB;
|
|
/* Fall Through */
|
|
case pba_equal:
|
|
default:
|
|
for (; i < IXGBE_MAX_PACKET_BUFFERS; i++)
|
|
IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), value);
|
|
|
|
/* Setup Tx packet buffer sizes */
|
|
for (i = 0; i < IXGBE_MAX_PACKET_BUFFERS; i++) {
|
|
IXGBE_WRITE_REG(hw, IXGBE_TXPBSIZE(i),
|
|
IXGBE_TXPBSIZE_20KB);
|
|
IXGBE_WRITE_REG(hw, IXGBE_TXPBTHRESH(i),
|
|
IXGBE_TXPBTHRESH_DCB);
|
|
}
|
|
break;
|
|
}
|
|
|
|
return ret_val;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_dcb_config_rx_arbiter_82599 - Config Rx Data arbiter
|
|
* @hw: pointer to hardware structure
|
|
* @dcb_config: pointer to ixgbe_dcb_config structure
|
|
*
|
|
* Configure Rx Packet Arbiter and credits for each traffic class.
|
|
*/
|
|
static s32 ixgbe_dcb_config_rx_arbiter_82599(struct ixgbe_hw *hw,
|
|
struct ixgbe_dcb_config *dcb_config)
|
|
{
|
|
struct tc_bw_alloc *p;
|
|
u32 reg = 0;
|
|
u32 credit_refill = 0;
|
|
u32 credit_max = 0;
|
|
u8 i = 0;
|
|
|
|
/*
|
|
* Disable the arbiter before changing parameters
|
|
* (always enable recycle mode; WSP)
|
|
*/
|
|
reg = IXGBE_RTRPCS_RRM | IXGBE_RTRPCS_RAC | IXGBE_RTRPCS_ARBDIS;
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTRPCS, reg);
|
|
|
|
/* Map all traffic classes to their UP, 1 to 1 */
|
|
reg = 0;
|
|
for (i = 0; i < MAX_TRAFFIC_CLASS; i++)
|
|
reg |= (i << (i * IXGBE_RTRUP2TC_UP_SHIFT));
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTRUP2TC, reg);
|
|
|
|
/* Configure traffic class credits and priority */
|
|
for (i = 0; i < MAX_TRAFFIC_CLASS; i++) {
|
|
p = &dcb_config->tc_config[i].path[DCB_RX_CONFIG];
|
|
|
|
credit_refill = p->data_credits_refill;
|
|
credit_max = p->data_credits_max;
|
|
reg = credit_refill | (credit_max << IXGBE_RTRPT4C_MCL_SHIFT);
|
|
|
|
reg |= (u32)(p->bwg_id) << IXGBE_RTRPT4C_BWG_SHIFT;
|
|
|
|
if (p->prio_type == prio_link)
|
|
reg |= IXGBE_RTRPT4C_LSP;
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTRPT4C(i), reg);
|
|
}
|
|
|
|
/*
|
|
* Configure Rx packet plane (recycle mode; WSP) and
|
|
* enable arbiter
|
|
*/
|
|
reg = IXGBE_RTRPCS_RRM | IXGBE_RTRPCS_RAC;
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTRPCS, reg);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_dcb_config_tx_desc_arbiter_82599 - Config Tx Desc. arbiter
|
|
* @hw: pointer to hardware structure
|
|
* @dcb_config: pointer to ixgbe_dcb_config structure
|
|
*
|
|
* Configure Tx Descriptor Arbiter and credits for each traffic class.
|
|
*/
|
|
static s32 ixgbe_dcb_config_tx_desc_arbiter_82599(struct ixgbe_hw *hw,
|
|
struct ixgbe_dcb_config *dcb_config)
|
|
{
|
|
struct tc_bw_alloc *p;
|
|
u32 reg, max_credits;
|
|
u8 i;
|
|
|
|
/* Clear the per-Tx queue credits; we use per-TC instead */
|
|
for (i = 0; i < 128; i++) {
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTTDQSEL, i);
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTTDT1C, 0);
|
|
}
|
|
|
|
/* Configure traffic class credits and priority */
|
|
for (i = 0; i < MAX_TRAFFIC_CLASS; i++) {
|
|
p = &dcb_config->tc_config[i].path[DCB_TX_CONFIG];
|
|
max_credits = dcb_config->tc_config[i].desc_credits_max;
|
|
reg = max_credits << IXGBE_RTTDT2C_MCL_SHIFT;
|
|
reg |= p->data_credits_refill;
|
|
reg |= (u32)(p->bwg_id) << IXGBE_RTTDT2C_BWG_SHIFT;
|
|
|
|
if (p->prio_type == prio_group)
|
|
reg |= IXGBE_RTTDT2C_GSP;
|
|
|
|
if (p->prio_type == prio_link)
|
|
reg |= IXGBE_RTTDT2C_LSP;
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTTDT2C(i), reg);
|
|
}
|
|
|
|
/*
|
|
* Configure Tx descriptor plane (recycle mode; WSP) and
|
|
* enable arbiter
|
|
*/
|
|
reg = IXGBE_RTTDCS_TDPAC | IXGBE_RTTDCS_TDRM;
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, reg);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_dcb_config_tx_data_arbiter_82599 - Config Tx Data arbiter
|
|
* @hw: pointer to hardware structure
|
|
* @dcb_config: pointer to ixgbe_dcb_config structure
|
|
*
|
|
* Configure Tx Packet Arbiter and credits for each traffic class.
|
|
*/
|
|
static s32 ixgbe_dcb_config_tx_data_arbiter_82599(struct ixgbe_hw *hw,
|
|
struct ixgbe_dcb_config *dcb_config)
|
|
{
|
|
struct tc_bw_alloc *p;
|
|
u32 reg;
|
|
u8 i;
|
|
|
|
/*
|
|
* Disable the arbiter before changing parameters
|
|
* (always enable recycle mode; SP; arb delay)
|
|
*/
|
|
reg = IXGBE_RTTPCS_TPPAC | IXGBE_RTTPCS_TPRM |
|
|
(IXGBE_RTTPCS_ARBD_DCB << IXGBE_RTTPCS_ARBD_SHIFT) |
|
|
IXGBE_RTTPCS_ARBDIS;
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTTPCS, reg);
|
|
|
|
/* Map all traffic classes to their UP, 1 to 1 */
|
|
reg = 0;
|
|
for (i = 0; i < MAX_TRAFFIC_CLASS; i++)
|
|
reg |= (i << (i * IXGBE_RTTUP2TC_UP_SHIFT));
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTTUP2TC, reg);
|
|
|
|
/* Configure traffic class credits and priority */
|
|
for (i = 0; i < MAX_TRAFFIC_CLASS; i++) {
|
|
p = &dcb_config->tc_config[i].path[DCB_TX_CONFIG];
|
|
reg = p->data_credits_refill;
|
|
reg |= (u32)(p->data_credits_max) << IXGBE_RTTPT2C_MCL_SHIFT;
|
|
reg |= (u32)(p->bwg_id) << IXGBE_RTTPT2C_BWG_SHIFT;
|
|
|
|
if (p->prio_type == prio_group)
|
|
reg |= IXGBE_RTTPT2C_GSP;
|
|
|
|
if (p->prio_type == prio_link)
|
|
reg |= IXGBE_RTTPT2C_LSP;
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTTPT2C(i), reg);
|
|
}
|
|
|
|
/*
|
|
* Configure Tx packet plane (recycle mode; SP; arb delay) and
|
|
* enable arbiter
|
|
*/
|
|
reg = IXGBE_RTTPCS_TPPAC | IXGBE_RTTPCS_TPRM |
|
|
(IXGBE_RTTPCS_ARBD_DCB << IXGBE_RTTPCS_ARBD_SHIFT);
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTTPCS, reg);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_dcb_config_pfc_82599 - Configure priority flow control
|
|
* @hw: pointer to hardware structure
|
|
* @dcb_config: pointer to ixgbe_dcb_config structure
|
|
*
|
|
* Configure Priority Flow Control (PFC) for each traffic class.
|
|
*/
|
|
s32 ixgbe_dcb_config_pfc_82599(struct ixgbe_hw *hw,
|
|
struct ixgbe_dcb_config *dcb_config)
|
|
{
|
|
u32 i, reg, rx_pba_size;
|
|
|
|
/* If PFC is disabled globally then fall back to LFC. */
|
|
if (!dcb_config->pfc_mode_enable) {
|
|
for (i = 0; i < MAX_TRAFFIC_CLASS; i++)
|
|
hw->mac.ops.fc_enable(hw, i);
|
|
goto out;
|
|
}
|
|
|
|
/* Configure PFC Tx thresholds per TC */
|
|
for (i = 0; i < MAX_TRAFFIC_CLASS; i++) {
|
|
if (dcb_config->rx_pba_cfg == pba_equal)
|
|
rx_pba_size = IXGBE_RXPBSIZE_64KB;
|
|
else
|
|
rx_pba_size = (i < 4) ? IXGBE_RXPBSIZE_80KB
|
|
: IXGBE_RXPBSIZE_48KB;
|
|
|
|
reg = ((rx_pba_size >> 5) & 0xFFE0);
|
|
if (dcb_config->tc_config[i].dcb_pfc == pfc_enabled_full ||
|
|
dcb_config->tc_config[i].dcb_pfc == pfc_enabled_tx)
|
|
reg |= IXGBE_FCRTL_XONE;
|
|
IXGBE_WRITE_REG(hw, IXGBE_FCRTL_82599(i), reg);
|
|
|
|
reg = ((rx_pba_size >> 2) & 0xFFE0);
|
|
if (dcb_config->tc_config[i].dcb_pfc == pfc_enabled_full ||
|
|
dcb_config->tc_config[i].dcb_pfc == pfc_enabled_tx)
|
|
reg |= IXGBE_FCRTH_FCEN;
|
|
IXGBE_WRITE_REG(hw, IXGBE_FCRTH_82599(i), reg);
|
|
}
|
|
|
|
/* Configure pause time (2 TCs per register) */
|
|
reg = hw->fc.pause_time | (hw->fc.pause_time << 16);
|
|
for (i = 0; i < (MAX_TRAFFIC_CLASS / 2); i++)
|
|
IXGBE_WRITE_REG(hw, IXGBE_FCTTV(i), reg);
|
|
|
|
/* Configure flow control refresh threshold value */
|
|
IXGBE_WRITE_REG(hw, IXGBE_FCRTV, hw->fc.pause_time / 2);
|
|
|
|
/* Enable Transmit PFC */
|
|
reg = IXGBE_FCCFG_TFCE_PRIORITY;
|
|
IXGBE_WRITE_REG(hw, IXGBE_FCCFG, reg);
|
|
|
|
/*
|
|
* Enable Receive PFC
|
|
* We will always honor XOFF frames we receive when
|
|
* we are in PFC mode.
|
|
*/
|
|
reg = IXGBE_READ_REG(hw, IXGBE_MFLCN);
|
|
reg &= ~IXGBE_MFLCN_RFCE;
|
|
reg |= IXGBE_MFLCN_RPFCE | IXGBE_MFLCN_DPF;
|
|
IXGBE_WRITE_REG(hw, IXGBE_MFLCN, reg);
|
|
out:
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_dcb_config_tc_stats_82599 - Config traffic class statistics
|
|
* @hw: pointer to hardware structure
|
|
*
|
|
* Configure queue statistics registers, all queues belonging to same traffic
|
|
* class uses a single set of queue statistics counters.
|
|
*/
|
|
static s32 ixgbe_dcb_config_tc_stats_82599(struct ixgbe_hw *hw)
|
|
{
|
|
u32 reg = 0;
|
|
u8 i = 0;
|
|
|
|
/*
|
|
* Receive Queues stats setting
|
|
* 32 RQSMR registers, each configuring 4 queues.
|
|
* Set all 16 queues of each TC to the same stat
|
|
* with TC 'n' going to stat 'n'.
|
|
*/
|
|
for (i = 0; i < 32; i++) {
|
|
reg = 0x01010101 * (i / 4);
|
|
IXGBE_WRITE_REG(hw, IXGBE_RQSMR(i), reg);
|
|
}
|
|
/*
|
|
* Transmit Queues stats setting
|
|
* 32 TQSM registers, each controlling 4 queues.
|
|
* Set all queues of each TC to the same stat
|
|
* with TC 'n' going to stat 'n'.
|
|
* Tx queues are allocated non-uniformly to TCs:
|
|
* 32, 32, 16, 16, 8, 8, 8, 8.
|
|
*/
|
|
for (i = 0; i < 32; i++) {
|
|
if (i < 8)
|
|
reg = 0x00000000;
|
|
else if (i < 16)
|
|
reg = 0x01010101;
|
|
else if (i < 20)
|
|
reg = 0x02020202;
|
|
else if (i < 24)
|
|
reg = 0x03030303;
|
|
else if (i < 26)
|
|
reg = 0x04040404;
|
|
else if (i < 28)
|
|
reg = 0x05050505;
|
|
else if (i < 30)
|
|
reg = 0x06060606;
|
|
else
|
|
reg = 0x07070707;
|
|
IXGBE_WRITE_REG(hw, IXGBE_TQSM(i), reg);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_dcb_config_82599 - Configure general DCB parameters
|
|
* @hw: pointer to hardware structure
|
|
* @dcb_config: pointer to ixgbe_dcb_config structure
|
|
*
|
|
* Configure general DCB parameters.
|
|
*/
|
|
static s32 ixgbe_dcb_config_82599(struct ixgbe_hw *hw)
|
|
{
|
|
u32 reg;
|
|
u32 q;
|
|
|
|
/* Disable the Tx desc arbiter so that MTQC can be changed */
|
|
reg = IXGBE_READ_REG(hw, IXGBE_RTTDCS);
|
|
reg |= IXGBE_RTTDCS_ARBDIS;
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, reg);
|
|
|
|
/* Enable DCB for Rx with 8 TCs */
|
|
reg = IXGBE_READ_REG(hw, IXGBE_MRQC);
|
|
switch (reg & IXGBE_MRQC_MRQE_MASK) {
|
|
case 0:
|
|
case IXGBE_MRQC_RT4TCEN:
|
|
/* RSS disabled cases */
|
|
reg = (reg & ~IXGBE_MRQC_MRQE_MASK) | IXGBE_MRQC_RT8TCEN;
|
|
break;
|
|
case IXGBE_MRQC_RSSEN:
|
|
case IXGBE_MRQC_RTRSS4TCEN:
|
|
/* RSS enabled cases */
|
|
reg = (reg & ~IXGBE_MRQC_MRQE_MASK) | IXGBE_MRQC_RTRSS8TCEN;
|
|
break;
|
|
default:
|
|
/* Unsupported value, assume stale data, overwrite no RSS */
|
|
reg = (reg & ~IXGBE_MRQC_MRQE_MASK) | IXGBE_MRQC_RT8TCEN;
|
|
}
|
|
IXGBE_WRITE_REG(hw, IXGBE_MRQC, reg);
|
|
|
|
/* Enable DCB for Tx with 8 TCs */
|
|
reg = IXGBE_MTQC_RT_ENA | IXGBE_MTQC_8TC_8TQ;
|
|
IXGBE_WRITE_REG(hw, IXGBE_MTQC, reg);
|
|
|
|
/* Disable drop for all queues */
|
|
for (q = 0; q < 128; q++)
|
|
IXGBE_WRITE_REG(hw, IXGBE_QDE, q << IXGBE_QDE_IDX_SHIFT);
|
|
|
|
/* Enable the Tx desc arbiter */
|
|
reg = IXGBE_READ_REG(hw, IXGBE_RTTDCS);
|
|
reg &= ~IXGBE_RTTDCS_ARBDIS;
|
|
IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, reg);
|
|
|
|
/* Enable Security TX Buffer IFG for DCB */
|
|
reg = IXGBE_READ_REG(hw, IXGBE_SECTXMINIFG);
|
|
reg |= IXGBE_SECTX_DCB;
|
|
IXGBE_WRITE_REG(hw, IXGBE_SECTXMINIFG, reg);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_dcb_hw_config_82599 - Configure and enable DCB
|
|
* @hw: pointer to hardware structure
|
|
* @dcb_config: pointer to ixgbe_dcb_config structure
|
|
*
|
|
* Configure dcb settings and enable dcb mode.
|
|
*/
|
|
s32 ixgbe_dcb_hw_config_82599(struct ixgbe_hw *hw,
|
|
struct ixgbe_dcb_config *dcb_config)
|
|
{
|
|
ixgbe_dcb_config_packet_buffers_82599(hw, dcb_config);
|
|
ixgbe_dcb_config_82599(hw);
|
|
ixgbe_dcb_config_rx_arbiter_82599(hw, dcb_config);
|
|
ixgbe_dcb_config_tx_desc_arbiter_82599(hw, dcb_config);
|
|
ixgbe_dcb_config_tx_data_arbiter_82599(hw, dcb_config);
|
|
ixgbe_dcb_config_pfc_82599(hw, dcb_config);
|
|
ixgbe_dcb_config_tc_stats_82599(hw);
|
|
|
|
return 0;
|
|
}
|
|
|