Files
linux/include/dt-bindings/clock
Sowjanya Komatineni 8889398633 dt-bindings: clock: tegra: Add clock ID TEGRA210_CLK_QSPI_PM
Tegra210 QSPI clock output has divider DIV2_SEL which will be enabled
when using DDR interface mode.

This patch adds clock ID for this to dt-binding.

Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2021-01-27 00:10:14 +01:00
..
2020-12-19 11:50:56 -08:00
2020-03-16 08:56:59 +08:00
2019-08-03 09:16:02 +02:00
2019-08-08 15:30:08 -07:00
2015-06-18 15:44:48 -07:00
2015-06-18 15:44:47 -07:00
2017-01-30 08:37:30 +01:00
2017-01-30 08:37:51 +01:00
2020-08-23 10:08:35 +08:00