leandrof/linux
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

AT91 SoC for 5.20

Browse Source 
It contains updates for integration with OP-TEE by having a
 dummy outer_cache.write_sec function to avoid triggering
 exception when Linux tries to update secure registers.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQTsZ8eserC1pmhwqDmejrg/N2X7/QUCYtkKkAAKCRCejrg/N2X7
 /daRAP4+Xhqo21g5cX+/TS4/DsjYSrMRdiMpCE2KaoLY/ON2GgD/bSN4ZW/nf40y
 NQgTNPK/b6d2/RsEzLaF+U1eb6Ag6Ag=
 =BiKA
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmLZTawACgkQmmx57+YA
 GNnnuA/+NKrf+D3F5lVF4FKavqBvX0vt1QjJVC2HN+eVTLhTGwIEKbvoxRrv2yEu
 6hafPxpv8Tq0NO7oBQ9I/K9h4xJjgreI+CuIBExLe2NN6OCaVSjUrHfLU8ljCcyA
 +AsGShjoMieT1bljMWq28AKPJ0xXIwEVY/sz1NRhXo1BmKu//k0QTeI19a2MD4xP
 C7EB2colgENWPX4SR+/MEMr3GLOPy0zELSq1iOi4yUtxCd/PKoIkFogG4RsbDS07
 QyLBm0Zwh+9UDd+7KaZJLSaxCZyHtv/M1hG/b7dlixLyypmPK4gg6+RXnzLmApMT
 VDF5Yon9rdr3Z26qkmoBQ3k9VAXe9VH1zY9fbAXDtqVE1MzmY5jAsOFk7n0lQrm9
 dT7i7ZCfi/7lROEZ8l2XXalslf6Hl/IZB/VCX1WZ9BLt6HQNiafvzAbcpCFUyAQt
 I+H2Qfpbdi9R/OQkQBJZZy2Buip0NqE6VEXqAECmwSb3ySPJw9y6GMXiH08d6+pY
 nBUuC9fjsfusL2ZWQJojtPrsAyZL0Iq8l0rjR1Ntmq72EbqNRkWMG63zsQuAc2aR
 2R1ZO3evyNxefEMQl3cD8yzOAJNtB8wrHc8t/BRr/Xu8cUP8x2e15I0uUwemOvFB
 l6e7xWUmRQPWWfDEShmb/Ph91N29PLa8prPekZp9JCVs2oAT3WQ=
 =ND2S
 -----END PGP SIGNATURE-----

Merge tag 'at91-soc-5.20' of git://git.kernel.org/pub/scm/linux/kernel/git/at91/linux into arm/soc

AT91 SoC for 5.20

It contains updates for integration with OP-TEE by having a
dummy outer_cache.write_sec function to avoid triggering
exception when Linux tries to update secure registers.

* tag 'at91-soc-5.20' of git://git.kernel.org/pub/scm/linux/kernel/git/at91/linux:
  ARM: at91: setup outer cache .write_sec() callback if needed
  ARM: at91: add sam_linux_is_optee_available() function

Link: https://lore.kernel.org/r/20220721085852.1740924-1-claudiu.beznea@microchip.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2022-07-21 14:59:23 +02:00
commit 755d0ebc03
3 changed files with 22 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
arch/arm/mach-at91/sam_secure.c
View File

@ -27,6 +27,12 @@ struct arm_smccc_res sam_smccc_call(u32 fn, u32 arg0, u32 arg1)
return res;
}
bool sam_linux_is_optee_available(void)
{
/* If optee has been detected, then we are running in normal world */
return optee_available;
}
void __init sam_secure_init(void)
{
struct device_node *np;

1
arch/arm/mach-at91/sam_secure.h
View File

@ -14,5 +14,6 @@
void __init sam_secure_init(void);
struct arm_smccc_res sam_smccc_call(u32 fn, u32 arg0, u32 arg1);
bool sam_linux_is_optee_available(void);
#endif /* SAM_SECURE_H */

16
arch/arm/mach-at91/sama5.c
View File

@ -9,13 +9,27 @@
#include <linux/of.h>
#include <linux/of_platform.h>
#include <asm/hardware/cache-l2x0.h>
#include <asm/mach/arch.h>
#include <asm/mach/map.h>
#include <asm/outercache.h>
#include <asm/system_misc.h>
#include "generic.h"
#include "sam_secure.h"
static void sama5_l2c310_write_sec(unsigned long val, unsigned reg)
{
/* OP-TEE configures the L2 cache and does not allow modifying it yet */
}
static void __init sama5_secure_cache_init(void)
{
sam_secure_init();
if (sam_linux_is_optee_available())
outer_cache.write_sec = sama5_l2c310_write_sec;
}
static void __init sama5_dt_device_init(void)
{
of_platform_default_populate(NULL, NULL, NULL);
@ -48,7 +62,6 @@ MACHINE_END
static void __init sama5d2_init(void)
{
of_platform_default_populate(NULL, NULL, NULL);
sam_secure_init();
sama5d2_pm_init();
}
@ -60,6 +73,7 @@ static const char *const sama5d2_compat[] __initconst = {
DT_MACHINE_START(sama5d2, "Atmel SAMA5")
/* Maintainer: Atmel */
.init_machine = sama5d2_init,
.init_early = sama5_secure_cache_init,
.dt_compat = sama5d2_compat,
.l2c_aux_mask = ~0UL,
MACHINE_END