2014-09-09 15:31:43 +00:00
|
|
|
* Mediatek Universal Asynchronous Receiver/Transmitter (UART)
|
|
|
|
|
|
|
|
|
|
Required properties:
|
|
|
|
|
- compatible should contain:
|
2014-10-22 13:12:00 +00:00
|
|
|
* "mediatek,mt8135-uart" for MT8135 compatible UARTS
|
|
|
|
|
* "mediatek,mt8127-uart" for MT8127 compatible UARTS
|
2015-12-01 09:14:00 +00:00
|
|
|
* "mediatek,mt8173-uart" for MT8173 compatible UARTS
|
2014-09-09 15:31:43 +00:00
|
|
|
* "mediatek,mt6589-uart" for MT6589 compatible UARTS
|
|
|
|
|
* "mediatek,mt6582-uart" for MT6582 compatible UARTS
|
2015-12-01 09:14:00 +00:00
|
|
|
* "mediatek,mt6577-uart" for all compatible UARTS (MT8173, MT6589, MT6582,
|
|
|
|
|
MT6577)
|
2014-09-09 15:31:43 +00:00
|
|
|
|
|
|
|
|
- reg: The base address of the UART register bank.
|
|
|
|
|
|
|
|
|
|
- interrupts: A single interrupt specifier.
|
|
|
|
|
|
|
|
|
|
- clocks: Clock driving the hardware.
|
|
|
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
|
|
uart0: serial@11006000 {
|
|
|
|
|
compatible = "mediatek,mt6589-uart", "mediatek,mt6577-uart";
|
|
|
|
|
reg = <0x11006000 0x400>;
|
|
|
|
|
interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_LOW>;
|
|
|
|
|
clocks = <&uart_clk>;
|
|
|
|
|
};
|
