2009-11-03 09:23:50 +00:00
|
|
|
/*
|
|
|
|
* linux/drivers/video/omap2/dss/dss.h
|
|
|
|
*
|
|
|
|
* Copyright (C) 2009 Nokia Corporation
|
|
|
|
* Author: Tomi Valkeinen <tomi.valkeinen@nokia.com>
|
|
|
|
*
|
|
|
|
* Some code and ideas taken from drivers/video/omap/ driver
|
|
|
|
* by Imre Deak.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License version 2 as published by
|
|
|
|
* the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
* more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along with
|
|
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __OMAP2_DSS_H
|
|
|
|
#define __OMAP2_DSS_H
|
|
|
|
|
|
|
|
#ifdef DEBUG
|
2012-01-12 23:02:20 +00:00
|
|
|
extern bool dss_debug;
|
2009-11-03 09:23:50 +00:00
|
|
|
#ifdef DSS_SUBSYS_NAME
|
|
|
|
#define DSSDBG(format, ...) \
|
|
|
|
if (dss_debug) \
|
|
|
|
printk(KERN_DEBUG "omapdss " DSS_SUBSYS_NAME ": " format, \
|
|
|
|
## __VA_ARGS__)
|
|
|
|
#else
|
|
|
|
#define DSSDBG(format, ...) \
|
|
|
|
if (dss_debug) \
|
|
|
|
printk(KERN_DEBUG "omapdss: " format, ## __VA_ARGS__)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef DSS_SUBSYS_NAME
|
|
|
|
#define DSSDBGF(format, ...) \
|
|
|
|
if (dss_debug) \
|
|
|
|
printk(KERN_DEBUG "omapdss " DSS_SUBSYS_NAME \
|
|
|
|
": %s(" format ")\n", \
|
|
|
|
__func__, \
|
|
|
|
## __VA_ARGS__)
|
|
|
|
#else
|
|
|
|
#define DSSDBGF(format, ...) \
|
|
|
|
if (dss_debug) \
|
|
|
|
printk(KERN_DEBUG "omapdss: " \
|
|
|
|
": %s(" format ")\n", \
|
|
|
|
__func__, \
|
|
|
|
## __VA_ARGS__)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#else /* DEBUG */
|
|
|
|
#define DSSDBG(format, ...)
|
|
|
|
#define DSSDBGF(format, ...)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
#ifdef DSS_SUBSYS_NAME
|
|
|
|
#define DSSERR(format, ...) \
|
|
|
|
printk(KERN_ERR "omapdss " DSS_SUBSYS_NAME " error: " format, \
|
|
|
|
## __VA_ARGS__)
|
|
|
|
#else
|
|
|
|
#define DSSERR(format, ...) \
|
|
|
|
printk(KERN_ERR "omapdss error: " format, ## __VA_ARGS__)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef DSS_SUBSYS_NAME
|
|
|
|
#define DSSINFO(format, ...) \
|
|
|
|
printk(KERN_INFO "omapdss " DSS_SUBSYS_NAME ": " format, \
|
|
|
|
## __VA_ARGS__)
|
|
|
|
#else
|
|
|
|
#define DSSINFO(format, ...) \
|
|
|
|
printk(KERN_INFO "omapdss: " format, ## __VA_ARGS__)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef DSS_SUBSYS_NAME
|
|
|
|
#define DSSWARN(format, ...) \
|
|
|
|
printk(KERN_WARNING "omapdss " DSS_SUBSYS_NAME ": " format, \
|
|
|
|
## __VA_ARGS__)
|
|
|
|
#else
|
|
|
|
#define DSSWARN(format, ...) \
|
|
|
|
printk(KERN_WARNING "omapdss: " format, ## __VA_ARGS__)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* OMAP TRM gives bitfields as start:end, where start is the higher bit
|
|
|
|
number. For example 7:0 */
|
|
|
|
#define FLD_MASK(start, end) (((1 << ((start) - (end) + 1)) - 1) << (end))
|
|
|
|
#define FLD_VAL(val, start, end) (((val) << (end)) & FLD_MASK(start, end))
|
|
|
|
#define FLD_GET(val, start, end) (((val) & FLD_MASK(start, end)) >> (end))
|
|
|
|
#define FLD_MOD(orig, val, start, end) \
|
|
|
|
(((orig) & ~FLD_MASK(start, end)) | FLD_VAL(val, start, end))
|
|
|
|
|
2011-08-22 12:11:57 +00:00
|
|
|
enum dss_io_pad_mode {
|
|
|
|
DSS_IO_PAD_MODE_RESET,
|
|
|
|
DSS_IO_PAD_MODE_RFBI,
|
|
|
|
DSS_IO_PAD_MODE_BYPASS,
|
2009-11-03 09:23:50 +00:00
|
|
|
};
|
|
|
|
|
2011-03-09 11:01:38 +00:00
|
|
|
enum dss_hdmi_venc_clk_source_select {
|
|
|
|
DSS_VENC_TV_CLK = 0,
|
|
|
|
DSS_HDMI_M_PCLK = 1,
|
|
|
|
};
|
|
|
|
|
2011-08-25 13:05:58 +00:00
|
|
|
enum dss_dsi_content_type {
|
|
|
|
DSS_DSI_CONTENT_DCS,
|
|
|
|
DSS_DSI_CONTENT_GENERIC,
|
|
|
|
};
|
|
|
|
|
2012-09-22 07:08:19 +00:00
|
|
|
enum dss_writeback_channel {
|
|
|
|
DSS_WB_LCD1_MGR = 0,
|
|
|
|
DSS_WB_LCD2_MGR = 1,
|
|
|
|
DSS_WB_TV_MGR = 2,
|
|
|
|
DSS_WB_OVL0 = 3,
|
|
|
|
DSS_WB_OVL1 = 4,
|
|
|
|
DSS_WB_OVL2 = 5,
|
|
|
|
DSS_WB_OVL3 = 6,
|
|
|
|
DSS_WB_LCD3_MGR = 7,
|
|
|
|
};
|
|
|
|
|
2009-11-03 09:23:50 +00:00
|
|
|
struct dss_clock_info {
|
|
|
|
/* rates that we get with dividers below */
|
|
|
|
unsigned long fck;
|
|
|
|
|
|
|
|
/* dividers */
|
|
|
|
u16 fck_div;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct dispc_clock_info {
|
|
|
|
/* rates that we get with dividers below */
|
|
|
|
unsigned long lck;
|
|
|
|
unsigned long pck;
|
|
|
|
|
|
|
|
/* dividers */
|
|
|
|
u16 lck_div;
|
|
|
|
u16 pck_div;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct dsi_clock_info {
|
|
|
|
/* rates that we get with dividers below */
|
|
|
|
unsigned long fint;
|
|
|
|
unsigned long clkin4ddr;
|
|
|
|
unsigned long clkin;
|
2011-03-08 11:50:35 +00:00
|
|
|
unsigned long dsi_pll_hsdiv_dispc_clk; /* OMAP3: DSI1_PLL_CLK
|
|
|
|
* OMAP4: PLLx_CLK1 */
|
|
|
|
unsigned long dsi_pll_hsdiv_dsi_clk; /* OMAP3: DSI2_PLL_CLK
|
|
|
|
* OMAP4: PLLx_CLK2 */
|
2009-11-03 09:23:50 +00:00
|
|
|
unsigned long lp_clk;
|
|
|
|
|
|
|
|
/* dividers */
|
|
|
|
u16 regn;
|
|
|
|
u16 regm;
|
2011-03-08 11:50:35 +00:00
|
|
|
u16 regm_dispc; /* OMAP3: REGM3
|
|
|
|
* OMAP4: REGM4 */
|
|
|
|
u16 regm_dsi; /* OMAP3: REGM4
|
|
|
|
* OMAP4: REGM5 */
|
2009-11-03 09:23:50 +00:00
|
|
|
u16 lp_clk_div;
|
|
|
|
};
|
|
|
|
|
2012-06-21 05:37:44 +00:00
|
|
|
struct reg_field {
|
|
|
|
u16 reg;
|
|
|
|
u8 high;
|
|
|
|
u8 low;
|
|
|
|
};
|
|
|
|
|
2012-06-29 08:33:48 +00:00
|
|
|
struct dss_lcd_mgr_config {
|
|
|
|
enum dss_io_pad_mode io_pad_mode;
|
|
|
|
|
|
|
|
bool stallmode;
|
|
|
|
bool fifohandcheck;
|
|
|
|
|
|
|
|
struct dispc_clock_info clock_info;
|
|
|
|
|
|
|
|
int video_port_width;
|
|
|
|
|
|
|
|
int lcden_sig_polarity;
|
|
|
|
};
|
|
|
|
|
2009-11-03 09:23:50 +00:00
|
|
|
struct seq_file;
|
|
|
|
struct platform_device;
|
|
|
|
|
|
|
|
/* core */
|
OMAPDSS: register only one display device per output
We have boards with multiple panel devices connected to the same
physical output, of which only one panel can be enabled at one time.
Examples of these are Overo, where you can use different daughter boards
that have different LCDs, and 3430SDP which has an LCD and a DVI output
and a physical switch to select the active display.
These are supported by omapdss so that we add all the possible display
devices at probe, but the displays are inactive until somebody enables
one. At this point the panel driver starts using the DSS, thus reserving
the physcal resource and excluding the other panels.
This is problematic:
- Panel drivers can't allocate their resources properly at probe(),
because the resources can be shared with other panels. Thus they can
be only reserved at enable time.
- Managing this in omapdss is confusing. It's not natural to have
child devices, which may not even exist (for example, a daughterboard
that is not connected).
Only some boards have multiple displays per output, and of those, only
very few have possibility of switching the display during runtime.
Because of the above points:
- We don't want to make omapdss and all the panel drivers more complex
just because some boards have complex setups.
- Only few boards support runtime switching, and afaik even then it's
not required. So we don't need to support runtime switching.
Thus we'll change to a model where we will have only one display device
per output and this cannot be (currently) changed at runtime. We'll
still have the possibility to select the display from multiple options
during boot with the default display option.
This patch accomplishes the above by changing how the output drivers
register the display device. Instead of registering all the devices
given from the board file, we'll only register one. If the default
display option is set, the output driver selects that display from its
displays. If the default display is not set, or the default display is
not one of the output's displays, the output driver selects the first
display.
Signed-off-by: Tomi Valkeinen <tomi.valkeinen@ti.com>
2012-09-06 11:29:31 +00:00
|
|
|
const char *dss_get_default_display_name(void);
|
2009-11-03 09:23:50 +00:00
|
|
|
struct bus_type *dss_get_bus(void);
|
2010-02-04 15:03:41 +00:00
|
|
|
struct regulator *dss_get_vdds_dsi(void);
|
|
|
|
struct regulator *dss_get_vdds_sdi(void);
|
2012-02-20 09:50:06 +00:00
|
|
|
int dss_get_ctx_loss_count(struct device *dev);
|
|
|
|
int dss_dsi_enable_pads(int dsi_id, unsigned lane_mask);
|
|
|
|
void dss_dsi_disable_pads(int dsi_id, unsigned lane_mask);
|
2012-03-08 10:52:38 +00:00
|
|
|
int dss_set_min_bus_tput(struct device *dev, unsigned long tput);
|
2012-03-02 16:01:07 +00:00
|
|
|
int dss_debugfs_create_file(const char *name, void (*write)(struct seq_file *));
|
2009-11-03 09:23:50 +00:00
|
|
|
|
2012-09-10 10:58:29 +00:00
|
|
|
struct omap_dss_device *dss_alloc_and_init_device(struct device *parent);
|
|
|
|
int dss_add_device(struct omap_dss_device *dssdev);
|
|
|
|
void dss_unregister_device(struct omap_dss_device *dssdev);
|
|
|
|
void dss_unregister_child_devices(struct device *parent);
|
|
|
|
void dss_put_device(struct omap_dss_device *dssdev);
|
|
|
|
void dss_copy_device_pdata(struct omap_dss_device *dst,
|
|
|
|
const struct omap_dss_device *src);
|
OMAPDSS: interface drivers register their panel devices
Currently the higher level omapdss platform driver gets the list of
displays in its platform data, and uses that list to create the
omap_dss_device for each display.
With DT, the logical way to do the above is to list the displays under
each individual output, i.e. we'd have "dpi" node, under which we would
have the display that uses DPI. In other words, each output driver
handles the displays that use that particular output.
To make the current code ready for DT, this patch modifies the output
drivers so that each of them creates the display devices which use that
output. However, instead of changing the platform data to suit this
method, each output driver is passed the full list of displays, and the
drivers pick the displays that are meant for them. This allows us to
keep the old platform data, and thus we avoid the need to change the
board files.
Signed-off-by: Tomi Valkeinen <tomi.valkeinen@ti.com>
2012-03-01 13:45:53 +00:00
|
|
|
|
2011-11-04 07:48:54 +00:00
|
|
|
/* apply */
|
|
|
|
void dss_apply_init(void);
|
|
|
|
int dss_mgr_wait_for_go(struct omap_overlay_manager *mgr);
|
|
|
|
int dss_mgr_wait_for_go_ovl(struct omap_overlay *ovl);
|
|
|
|
void dss_mgr_start_update(struct omap_overlay_manager *mgr);
|
|
|
|
int omap_dss_mgr_apply(struct omap_overlay_manager *mgr);
|
2011-11-15 10:15:18 +00:00
|
|
|
|
2011-11-21 11:34:48 +00:00
|
|
|
int dss_mgr_enable(struct omap_overlay_manager *mgr);
|
2011-11-04 08:22:46 +00:00
|
|
|
void dss_mgr_disable(struct omap_overlay_manager *mgr);
|
2011-11-15 10:15:18 +00:00
|
|
|
int dss_mgr_set_info(struct omap_overlay_manager *mgr,
|
|
|
|
struct omap_overlay_manager_info *info);
|
|
|
|
void dss_mgr_get_info(struct omap_overlay_manager *mgr,
|
|
|
|
struct omap_overlay_manager_info *info);
|
|
|
|
int dss_mgr_set_device(struct omap_overlay_manager *mgr,
|
|
|
|
struct omap_dss_device *dssdev);
|
|
|
|
int dss_mgr_unset_device(struct omap_overlay_manager *mgr);
|
2012-09-26 11:12:39 +00:00
|
|
|
int dss_mgr_set_output(struct omap_overlay_manager *mgr,
|
|
|
|
struct omap_dss_output *output);
|
|
|
|
int dss_mgr_unset_output(struct omap_overlay_manager *mgr);
|
2012-04-26 14:01:22 +00:00
|
|
|
void dss_mgr_set_timings(struct omap_overlay_manager *mgr,
|
2012-07-19 08:21:14 +00:00
|
|
|
const struct omap_video_timings *timings);
|
2012-06-29 09:07:03 +00:00
|
|
|
void dss_mgr_set_lcd_config(struct omap_overlay_manager *mgr,
|
|
|
|
const struct dss_lcd_mgr_config *config);
|
2012-04-26 19:52:28 +00:00
|
|
|
const struct omap_video_timings *dss_mgr_get_timings(struct omap_overlay_manager *mgr);
|
2011-11-04 07:48:54 +00:00
|
|
|
|
OMAPDSS: APPLY: rewrite overlay enable/disable
Overlays are currently enabled and disabled with a boolean in the struct
omap_overlay_info. The overlay info is set with ovl->set_overlay_info(),
and made into use with mgr->apply().
This doesn't work properly, as the enable/disable status may affect also
other overlays, for example when using fifo-merge. Thus the enabling and
disabling of the overlay needs to be done outside the normal overlay
configuration.
This patch achieves that by doing the following things:
1) Add function pointers to struct omap_overlay: enable(), disable() and
is_enabled(). These are used to do the obvious. The functions may block.
2) Move the "enabled" field from struct omap_overlay to ovl_priv_data.
3) Add a new route for settings to be applied to the HW, called
"extra_info". The status of the normal info and extra_info are tracked
separately.
The point here is to allow the normal info to be changed and
applied in non-blocking matter, whereas the extra_info can only be
changed when holding the mutex. This makes it possible to, for example,
set the overlay enable flag, apply it, and wait until the HW has taken
the flag into use.
This is not possible if the enable flag would be in the normal info, as
a new value for the flag could be set at any time from the users of
omapdss.
Signed-off-by: Tomi Valkeinen <tomi.valkeinen@ti.com>
2011-11-15 14:37:53 +00:00
|
|
|
bool dss_ovl_is_enabled(struct omap_overlay *ovl);
|
|
|
|
int dss_ovl_enable(struct omap_overlay *ovl);
|
|
|
|
int dss_ovl_disable(struct omap_overlay *ovl);
|
2011-11-15 10:11:11 +00:00
|
|
|
int dss_ovl_set_info(struct omap_overlay *ovl,
|
|
|
|
struct omap_overlay_info *info);
|
|
|
|
void dss_ovl_get_info(struct omap_overlay *ovl,
|
|
|
|
struct omap_overlay_info *info);
|
|
|
|
int dss_ovl_set_manager(struct omap_overlay *ovl,
|
|
|
|
struct omap_overlay_manager *mgr);
|
|
|
|
int dss_ovl_unset_manager(struct omap_overlay *ovl);
|
|
|
|
|
OMAPDSS: outputs: Create a new entity called outputs
The current OMAPDSS design contains 3 software entities: Overlays, Managers and
Devices. These map to pipelines, overlay managers and the panels respectively in
hardware. One or more overlays connect to a manager to represent a composition,
the manager connects to a device(generally a display) to display the content.
The part of DSS hardware which isn't represented by any of the above entities
are interfaces/outputs that connect to an overlay manager, i.e blocks like DSI,
HDMI, VENC and so on. Currently, an overlay manager directly connects to the
display, and the output to which it is actually connected is ignored. The panel
driver of the display is responsible of calling output specific functions to
configure the output.
Adding outputs as a new software entity gives us the following benefits:
- Have exact information on the possible connections between managers and
outputs: A manager can't connect to each and every output, there only limited
hardware links between a manager's video port and some of the outputs.
- Remove hacks related to connecting managers and devices: Currently, default
links between managers and devices are set in a not so clean way. Matching is
done via comparing the device type, and the display types supported by the
manager. This isn't sufficient to establish all the possible links between
managers, outputs and devices in hardware.
- Make panel drivers more generic: The DSS panel drivers currently call
interface/output specific functions to configure the hardware IP. When making
these calls, the driver isn't actually aware of the underlying output. The
output driver extracts information from the panel's omap_dss_device pointer
to figure out which interface it is connected to, and then configures the
corresponding output block. An example of this is when a DSI panel calls
dsi functions, the dsi driver figures out whether the panel is connected
to DSI1 or DSI2. This isn't correct, and having output as entities will
give the panel driver the exact information on which output to configure.
Having outputs also gives the opportunity to make panel drivers generic
across different platforms/SoCs, this is achieved as omap specific output
calls can be replaced by ops of a particular output type.
- Have more complex connections between managers, outputs and devices: OMAPDSS
currently doesn't support use cases like 2 outputs connect to a single
device. This can be achieved by extending properties of outputs to connect to
more managers or devices.
- Represent writeback as an output: The writeback pipeline fits well in OMAPDSS
as compared to overlays, managers or devices.
Add a new struct to represent outputs. An output struct holds pointers to the
manager and device structs to which it is connected. Add functions which can
register/unregister an output, or look for one. Create an enum which represent
each output instance.
Signed-off-by: Archit Taneja <archit@ti.com>
2012-09-07 12:08:00 +00:00
|
|
|
/* output */
|
|
|
|
void dss_register_output(struct omap_dss_output *out);
|
|
|
|
void dss_unregister_output(struct omap_dss_output *out);
|
2012-09-10 09:04:16 +00:00
|
|
|
struct omap_dss_output *omapdss_get_output_from_dssdev(struct omap_dss_device *dssdev);
|
OMAPDSS: outputs: Create a new entity called outputs
The current OMAPDSS design contains 3 software entities: Overlays, Managers and
Devices. These map to pipelines, overlay managers and the panels respectively in
hardware. One or more overlays connect to a manager to represent a composition,
the manager connects to a device(generally a display) to display the content.
The part of DSS hardware which isn't represented by any of the above entities
are interfaces/outputs that connect to an overlay manager, i.e blocks like DSI,
HDMI, VENC and so on. Currently, an overlay manager directly connects to the
display, and the output to which it is actually connected is ignored. The panel
driver of the display is responsible of calling output specific functions to
configure the output.
Adding outputs as a new software entity gives us the following benefits:
- Have exact information on the possible connections between managers and
outputs: A manager can't connect to each and every output, there only limited
hardware links between a manager's video port and some of the outputs.
- Remove hacks related to connecting managers and devices: Currently, default
links between managers and devices are set in a not so clean way. Matching is
done via comparing the device type, and the display types supported by the
manager. This isn't sufficient to establish all the possible links between
managers, outputs and devices in hardware.
- Make panel drivers more generic: The DSS panel drivers currently call
interface/output specific functions to configure the hardware IP. When making
these calls, the driver isn't actually aware of the underlying output. The
output driver extracts information from the panel's omap_dss_device pointer
to figure out which interface it is connected to, and then configures the
corresponding output block. An example of this is when a DSI panel calls
dsi functions, the dsi driver figures out whether the panel is connected
to DSI1 or DSI2. This isn't correct, and having output as entities will
give the panel driver the exact information on which output to configure.
Having outputs also gives the opportunity to make panel drivers generic
across different platforms/SoCs, this is achieved as omap specific output
calls can be replaced by ops of a particular output type.
- Have more complex connections between managers, outputs and devices: OMAPDSS
currently doesn't support use cases like 2 outputs connect to a single
device. This can be achieved by extending properties of outputs to connect to
more managers or devices.
- Represent writeback as an output: The writeback pipeline fits well in OMAPDSS
as compared to overlays, managers or devices.
Add a new struct to represent outputs. An output struct holds pointers to the
manager and device structs to which it is connected. Add functions which can
register/unregister an output, or look for one. Create an enum which represent
each output instance.
Signed-off-by: Archit Taneja <archit@ti.com>
2012-09-07 12:08:00 +00:00
|
|
|
|
2009-11-03 09:23:50 +00:00
|
|
|
/* display */
|
|
|
|
int dss_suspend_all_devices(void);
|
|
|
|
int dss_resume_all_devices(void);
|
|
|
|
void dss_disable_all_devices(void);
|
|
|
|
|
2012-09-07 12:44:30 +00:00
|
|
|
int dss_init_device(struct platform_device *pdev,
|
2009-11-03 09:23:50 +00:00
|
|
|
struct omap_dss_device *dssdev);
|
|
|
|
void dss_uninit_device(struct platform_device *pdev,
|
|
|
|
struct omap_dss_device *dssdev);
|
|
|
|
|
|
|
|
/* manager */
|
|
|
|
int dss_init_overlay_managers(struct platform_device *pdev);
|
|
|
|
void dss_uninit_overlay_managers(struct platform_device *pdev);
|
2011-12-13 11:18:52 +00:00
|
|
|
int dss_mgr_simple_check(struct omap_overlay_manager *mgr,
|
|
|
|
const struct omap_overlay_manager_info *info);
|
2012-04-26 19:37:28 +00:00
|
|
|
int dss_mgr_check_timings(struct omap_overlay_manager *mgr,
|
|
|
|
const struct omap_video_timings *timings);
|
2011-12-08 08:32:37 +00:00
|
|
|
int dss_mgr_check(struct omap_overlay_manager *mgr,
|
|
|
|
struct omap_overlay_manager_info *info,
|
2012-04-26 19:52:28 +00:00
|
|
|
const struct omap_video_timings *mgr_timings,
|
2012-05-23 11:31:35 +00:00
|
|
|
const struct dss_lcd_mgr_config *config,
|
2011-12-08 08:32:37 +00:00
|
|
|
struct omap_overlay_info **overlay_infos);
|
2009-11-03 09:23:50 +00:00
|
|
|
|
2012-06-29 09:07:03 +00:00
|
|
|
static inline bool dss_mgr_is_lcd(enum omap_channel id)
|
|
|
|
{
|
|
|
|
if (id == OMAP_DSS_CHANNEL_LCD || id == OMAP_DSS_CHANNEL_LCD2 ||
|
|
|
|
id == OMAP_DSS_CHANNEL_LCD3)
|
|
|
|
return true;
|
|
|
|
else
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2012-08-06 11:44:09 +00:00
|
|
|
int dss_manager_kobj_init(struct omap_overlay_manager *mgr,
|
|
|
|
struct platform_device *pdev);
|
|
|
|
void dss_manager_kobj_uninit(struct omap_overlay_manager *mgr);
|
|
|
|
|
2009-11-03 09:23:50 +00:00
|
|
|
/* overlay */
|
|
|
|
void dss_init_overlays(struct platform_device *pdev);
|
|
|
|
void dss_uninit_overlays(struct platform_device *pdev);
|
|
|
|
void dss_overlay_setup_dispc_manager(struct omap_overlay_manager *mgr);
|
2011-12-13 11:18:52 +00:00
|
|
|
int dss_ovl_simple_check(struct omap_overlay *ovl,
|
|
|
|
const struct omap_overlay_info *info);
|
2012-04-26 19:52:28 +00:00
|
|
|
int dss_ovl_check(struct omap_overlay *ovl, struct omap_overlay_info *info,
|
|
|
|
const struct omap_video_timings *mgr_timings);
|
2012-06-25 09:28:48 +00:00
|
|
|
bool dss_ovl_use_replication(struct dss_lcd_mgr_config config,
|
|
|
|
enum omap_color_mode mode);
|
2012-08-06 11:40:00 +00:00
|
|
|
int dss_overlay_kobj_init(struct omap_overlay *ovl,
|
|
|
|
struct platform_device *pdev);
|
|
|
|
void dss_overlay_kobj_uninit(struct omap_overlay *ovl);
|
2009-11-03 09:23:50 +00:00
|
|
|
|
|
|
|
/* DSS */
|
2012-02-17 15:41:13 +00:00
|
|
|
int dss_init_platform_driver(void) __init;
|
2011-01-24 06:21:57 +00:00
|
|
|
void dss_uninit_platform_driver(void);
|
2009-11-03 09:23:50 +00:00
|
|
|
|
2012-09-21 09:09:54 +00:00
|
|
|
int dss_dpi_select_source(enum omap_channel channel);
|
2011-03-09 11:01:38 +00:00
|
|
|
void dss_select_hdmi_venc_clk_source(enum dss_hdmi_venc_clk_source_select);
|
2011-08-31 11:33:31 +00:00
|
|
|
enum dss_hdmi_venc_clk_source_select dss_get_hdmi_venc_clk_source(void);
|
2011-04-12 08:22:23 +00:00
|
|
|
const char *dss_get_generic_clk_source_name(enum omap_dss_clk_source clk_src);
|
2011-01-24 06:21:58 +00:00
|
|
|
void dss_dump_clocks(struct seq_file *s);
|
2009-11-03 09:23:50 +00:00
|
|
|
|
2012-09-29 05:55:42 +00:00
|
|
|
#if defined(CONFIG_OMAP2_DSS_DEBUGFS)
|
2011-01-24 06:21:58 +00:00
|
|
|
void dss_debug_dump_clocks(struct seq_file *s);
|
|
|
|
#endif
|
2009-11-03 09:23:50 +00:00
|
|
|
|
2012-07-20 11:48:49 +00:00
|
|
|
void dss_sdi_init(int datapairs);
|
2009-11-03 09:23:50 +00:00
|
|
|
int dss_sdi_enable(void);
|
|
|
|
void dss_sdi_disable(void);
|
|
|
|
|
2011-04-12 08:22:23 +00:00
|
|
|
void dss_select_dispc_clk_source(enum omap_dss_clk_source clk_src);
|
2011-05-12 11:56:29 +00:00
|
|
|
void dss_select_dsi_clk_source(int dsi_module,
|
|
|
|
enum omap_dss_clk_source clk_src);
|
2011-03-08 11:50:35 +00:00
|
|
|
void dss_select_lcd_clk_source(enum omap_channel channel,
|
2011-04-12 08:22:23 +00:00
|
|
|
enum omap_dss_clk_source clk_src);
|
|
|
|
enum omap_dss_clk_source dss_get_dispc_clk_source(void);
|
2011-05-12 11:56:29 +00:00
|
|
|
enum omap_dss_clk_source dss_get_dsi_clk_source(int dsi_module);
|
2011-04-12 08:22:23 +00:00
|
|
|
enum omap_dss_clk_source dss_get_lcd_clk_source(enum omap_channel channel);
|
2010-01-08 16:00:36 +00:00
|
|
|
|
2009-11-03 09:23:50 +00:00
|
|
|
void dss_set_venc_output(enum omap_dss_venc_type type);
|
|
|
|
void dss_set_dac_pwrdn_bgz(bool enable);
|
|
|
|
|
|
|
|
unsigned long dss_get_dpll4_rate(void);
|
|
|
|
int dss_set_clock_div(struct dss_clock_info *cinfo);
|
2012-06-21 04:03:55 +00:00
|
|
|
int dss_calc_clock_div(unsigned long req_pck, struct dss_clock_info *dss_cinfo,
|
2009-11-03 09:23:50 +00:00
|
|
|
struct dispc_clock_info *dispc_cinfo);
|
|
|
|
|
|
|
|
/* SDI */
|
2012-02-17 15:41:13 +00:00
|
|
|
int sdi_init_platform_driver(void) __init;
|
|
|
|
void sdi_uninit_platform_driver(void) __exit;
|
2009-11-03 09:23:50 +00:00
|
|
|
|
|
|
|
/* DSI */
|
2010-05-07 09:58:41 +00:00
|
|
|
#ifdef CONFIG_OMAP2_DSS_DSI
|
2011-05-12 11:56:29 +00:00
|
|
|
|
|
|
|
struct dentry;
|
|
|
|
struct file_operations;
|
|
|
|
|
2012-02-17 15:41:13 +00:00
|
|
|
int dsi_init_platform_driver(void) __init;
|
|
|
|
void dsi_uninit_platform_driver(void) __exit;
|
2009-11-03 09:23:50 +00:00
|
|
|
|
2011-05-27 07:52:19 +00:00
|
|
|
int dsi_runtime_get(struct platform_device *dsidev);
|
|
|
|
void dsi_runtime_put(struct platform_device *dsidev);
|
|
|
|
|
2009-11-03 09:23:50 +00:00
|
|
|
void dsi_dump_clocks(struct seq_file *s);
|
|
|
|
|
|
|
|
void dsi_irq_handler(void);
|
2011-09-08 13:12:16 +00:00
|
|
|
u8 dsi_get_pixel_size(enum omap_dss_dsi_pixel_format fmt);
|
|
|
|
|
2011-05-12 11:56:26 +00:00
|
|
|
unsigned long dsi_get_pll_hsdiv_dispc_rate(struct platform_device *dsidev);
|
|
|
|
int dsi_pll_set_clock_div(struct platform_device *dsidev,
|
|
|
|
struct dsi_clock_info *cinfo);
|
2012-06-21 04:03:55 +00:00
|
|
|
int dsi_pll_calc_clock_div_pck(struct platform_device *dsidev,
|
2011-05-12 11:56:26 +00:00
|
|
|
unsigned long req_pck, struct dsi_clock_info *cinfo,
|
2009-11-03 09:23:50 +00:00
|
|
|
struct dispc_clock_info *dispc_cinfo);
|
2011-05-12 11:56:26 +00:00
|
|
|
int dsi_pll_init(struct platform_device *dsidev, bool enable_hsclk,
|
|
|
|
bool enable_hsdiv);
|
|
|
|
void dsi_pll_uninit(struct platform_device *dsidev, bool disconnect_lanes);
|
|
|
|
void dsi_wait_pll_hsdiv_dispc_active(struct platform_device *dsidev);
|
|
|
|
void dsi_wait_pll_hsdiv_dsi_active(struct platform_device *dsidev);
|
|
|
|
struct platform_device *dsi_get_dsidev_from_id(int module);
|
2010-05-07 09:58:41 +00:00
|
|
|
#else
|
2011-05-27 07:52:19 +00:00
|
|
|
static inline int dsi_runtime_get(struct platform_device *dsidev)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
static inline void dsi_runtime_put(struct platform_device *dsidev)
|
|
|
|
{
|
|
|
|
}
|
2011-09-08 13:12:16 +00:00
|
|
|
static inline u8 dsi_get_pixel_size(enum omap_dss_dsi_pixel_format fmt)
|
|
|
|
{
|
|
|
|
WARN("%s: DSI not compiled in, returning pixel_size as 0\n", __func__);
|
|
|
|
return 0;
|
|
|
|
}
|
2011-05-12 11:56:26 +00:00
|
|
|
static inline unsigned long dsi_get_pll_hsdiv_dispc_rate(struct platform_device *dsidev)
|
2011-03-08 11:50:34 +00:00
|
|
|
{
|
|
|
|
WARN("%s: DSI not compiled in, returning rate as 0\n", __func__);
|
|
|
|
return 0;
|
|
|
|
}
|
2011-04-30 12:38:15 +00:00
|
|
|
static inline int dsi_pll_set_clock_div(struct platform_device *dsidev,
|
|
|
|
struct dsi_clock_info *cinfo)
|
|
|
|
{
|
|
|
|
WARN("%s: DSI not compiled in\n", __func__);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
static inline int dsi_pll_calc_clock_div_pck(struct platform_device *dsidev,
|
2012-06-21 04:03:55 +00:00
|
|
|
unsigned long req_pck,
|
2011-04-30 12:38:15 +00:00
|
|
|
struct dsi_clock_info *dsi_cinfo,
|
|
|
|
struct dispc_clock_info *dispc_cinfo)
|
|
|
|
{
|
|
|
|
WARN("%s: DSI not compiled in\n", __func__);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
static inline int dsi_pll_init(struct platform_device *dsidev,
|
|
|
|
bool enable_hsclk, bool enable_hsdiv)
|
|
|
|
{
|
|
|
|
WARN("%s: DSI not compiled in\n", __func__);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
static inline void dsi_pll_uninit(struct platform_device *dsidev,
|
|
|
|
bool disconnect_lanes)
|
|
|
|
{
|
|
|
|
}
|
2011-05-12 11:56:26 +00:00
|
|
|
static inline void dsi_wait_pll_hsdiv_dispc_active(struct platform_device *dsidev)
|
2010-06-09 12:28:12 +00:00
|
|
|
{
|
|
|
|
}
|
2011-05-12 11:56:26 +00:00
|
|
|
static inline void dsi_wait_pll_hsdiv_dsi_active(struct platform_device *dsidev)
|
2010-06-09 12:28:12 +00:00
|
|
|
{
|
|
|
|
}
|
2011-05-12 11:56:26 +00:00
|
|
|
static inline struct platform_device *dsi_get_dsidev_from_id(int module)
|
|
|
|
{
|
|
|
|
WARN("%s: DSI not compiled in, returning platform device as NULL\n",
|
|
|
|
__func__);
|
|
|
|
return NULL;
|
|
|
|
}
|
2010-05-07 09:58:41 +00:00
|
|
|
#endif
|
2009-11-03 09:23:50 +00:00
|
|
|
|
|
|
|
/* DPI */
|
2012-02-17 15:41:13 +00:00
|
|
|
int dpi_init_platform_driver(void) __init;
|
|
|
|
void dpi_uninit_platform_driver(void) __exit;
|
2009-11-03 09:23:50 +00:00
|
|
|
|
|
|
|
/* DISPC */
|
2012-02-17 15:41:13 +00:00
|
|
|
int dispc_init_platform_driver(void) __init;
|
|
|
|
void dispc_uninit_platform_driver(void) __exit;
|
2009-11-03 09:23:50 +00:00
|
|
|
void dispc_dump_clocks(struct seq_file *s);
|
|
|
|
void dispc_irq_handler(void);
|
|
|
|
|
2011-05-27 07:52:19 +00:00
|
|
|
int dispc_runtime_get(void);
|
|
|
|
void dispc_runtime_put(void);
|
2009-11-03 09:23:50 +00:00
|
|
|
|
|
|
|
void dispc_enable_sidle(void);
|
|
|
|
void dispc_disable_sidle(void);
|
|
|
|
|
|
|
|
void dispc_lcd_enable_signal_polarity(bool act_high);
|
|
|
|
void dispc_lcd_enable_signal(bool enable);
|
|
|
|
void dispc_pck_free_enable(bool enable);
|
2011-08-16 10:49:15 +00:00
|
|
|
void dispc_enable_fifomerge(bool enable);
|
|
|
|
void dispc_enable_gamma_table(bool enable);
|
|
|
|
void dispc_set_loadmode(enum omap_dss_load_mode mode);
|
|
|
|
|
2012-04-16 07:23:44 +00:00
|
|
|
bool dispc_mgr_timings_ok(enum omap_channel channel,
|
2012-04-26 19:37:28 +00:00
|
|
|
const struct omap_video_timings *timings);
|
2011-08-16 10:49:15 +00:00
|
|
|
unsigned long dispc_fclk_rate(void);
|
2012-06-21 04:03:55 +00:00
|
|
|
void dispc_find_clk_divs(unsigned long req_pck, unsigned long fck,
|
2011-08-16 10:49:15 +00:00
|
|
|
struct dispc_clock_info *cinfo);
|
|
|
|
int dispc_calc_clock_rates(unsigned long dispc_fclk_rate,
|
|
|
|
struct dispc_clock_info *cinfo);
|
|
|
|
|
|
|
|
|
2011-10-31 06:58:52 +00:00
|
|
|
void dispc_ovl_set_fifo_threshold(enum omap_plane plane, u32 low, u32 high);
|
2012-01-13 11:17:01 +00:00
|
|
|
void dispc_ovl_compute_fifo_thresholds(enum omap_plane plane,
|
2012-05-15 12:31:01 +00:00
|
|
|
u32 *fifo_low, u32 *fifo_high, bool use_fifomerge,
|
|
|
|
bool manual_update);
|
2012-08-22 07:03:49 +00:00
|
|
|
int dispc_ovl_setup(enum omap_plane plane, const struct omap_overlay_info *oi,
|
2012-09-26 11:30:37 +00:00
|
|
|
bool replication, const struct omap_video_timings *mgr_timings,
|
|
|
|
bool mem_to_mem);
|
2011-08-16 10:49:15 +00:00
|
|
|
int dispc_ovl_enable(enum omap_plane plane, bool enable);
|
2011-10-28 12:26:26 +00:00
|
|
|
void dispc_ovl_set_channel_out(enum omap_plane plane,
|
|
|
|
enum omap_channel channel);
|
2011-08-16 10:49:15 +00:00
|
|
|
|
|
|
|
void dispc_mgr_enable_fifohandcheck(enum omap_channel channel, bool enable);
|
2011-11-07 13:50:09 +00:00
|
|
|
u32 dispc_mgr_get_vsync_irq(enum omap_channel channel);
|
2011-11-18 13:39:52 +00:00
|
|
|
u32 dispc_mgr_get_framedone_irq(enum omap_channel channel);
|
2011-08-16 10:45:15 +00:00
|
|
|
bool dispc_mgr_go_busy(enum omap_channel channel);
|
|
|
|
void dispc_mgr_go(enum omap_channel channel);
|
2011-11-15 08:56:11 +00:00
|
|
|
bool dispc_mgr_is_enabled(enum omap_channel channel);
|
2011-08-16 10:45:15 +00:00
|
|
|
void dispc_mgr_enable(enum omap_channel channel, bool enable);
|
|
|
|
bool dispc_mgr_is_channel_enabled(enum omap_channel channel);
|
2011-08-22 12:11:57 +00:00
|
|
|
void dispc_mgr_set_io_pad_mode(enum dss_io_pad_mode mode);
|
|
|
|
void dispc_mgr_enable_stallmode(enum omap_channel channel, bool enable);
|
2011-08-16 10:45:15 +00:00
|
|
|
void dispc_mgr_set_tft_data_lines(enum omap_channel channel, u8 data_lines);
|
2012-06-21 04:15:11 +00:00
|
|
|
void dispc_mgr_set_lcd_type_tft(enum omap_channel channel);
|
2012-04-16 07:23:43 +00:00
|
|
|
void dispc_mgr_set_timings(enum omap_channel channel,
|
2010-12-02 11:27:10 +00:00
|
|
|
struct omap_video_timings *timings);
|
2011-08-16 10:49:15 +00:00
|
|
|
unsigned long dispc_mgr_lclk_rate(enum omap_channel channel);
|
|
|
|
unsigned long dispc_mgr_pclk_rate(enum omap_channel channel);
|
2012-04-23 06:46:50 +00:00
|
|
|
unsigned long dispc_core_clk_rate(void);
|
2012-06-29 08:30:54 +00:00
|
|
|
void dispc_mgr_set_clock_div(enum omap_channel channel,
|
2010-12-02 11:27:11 +00:00
|
|
|
struct dispc_clock_info *cinfo);
|
2011-08-16 10:45:15 +00:00
|
|
|
int dispc_mgr_get_clock_div(enum omap_channel channel,
|
2010-12-02 11:27:11 +00:00
|
|
|
struct dispc_clock_info *cinfo);
|
2011-11-04 16:14:20 +00:00
|
|
|
void dispc_mgr_setup(enum omap_channel channel,
|
|
|
|
struct omap_overlay_manager_info *info);
|
2009-11-03 09:23:50 +00:00
|
|
|
|
2012-09-22 07:09:33 +00:00
|
|
|
u32 dispc_wb_get_framedone_irq(void);
|
|
|
|
bool dispc_wb_go_busy(void);
|
|
|
|
void dispc_wb_go(void);
|
|
|
|
void dispc_wb_enable(bool enable);
|
|
|
|
bool dispc_wb_is_enabled(void);
|
2012-09-22 07:08:19 +00:00
|
|
|
void dispc_wb_set_channel_in(enum dss_writeback_channel channel);
|
2012-08-31 07:02:52 +00:00
|
|
|
int dispc_wb_setup(const struct omap_dss_writeback_info *wi,
|
2012-08-24 11:29:26 +00:00
|
|
|
bool mem_to_mem, const struct omap_video_timings *timings);
|
2012-09-22 07:08:19 +00:00
|
|
|
|
2009-11-03 09:23:50 +00:00
|
|
|
/* VENC */
|
2010-05-07 09:58:41 +00:00
|
|
|
#ifdef CONFIG_OMAP2_DSS_VENC
|
2012-02-17 15:41:13 +00:00
|
|
|
int venc_init_platform_driver(void) __init;
|
|
|
|
void venc_uninit_platform_driver(void) __exit;
|
2011-09-13 12:58:41 +00:00
|
|
|
unsigned long venc_get_pixel_clock(void);
|
2010-05-07 09:58:41 +00:00
|
|
|
#else
|
2011-09-13 12:58:41 +00:00
|
|
|
static inline unsigned long venc_get_pixel_clock(void)
|
|
|
|
{
|
|
|
|
WARN("%s: VENC not compiled in, returning pclk as 0\n", __func__);
|
|
|
|
return 0;
|
|
|
|
}
|
2010-05-07 09:58:41 +00:00
|
|
|
#endif
|
2012-07-06 15:22:37 +00:00
|
|
|
int omapdss_venc_display_enable(struct omap_dss_device *dssdev);
|
|
|
|
void omapdss_venc_display_disable(struct omap_dss_device *dssdev);
|
|
|
|
void omapdss_venc_set_timings(struct omap_dss_device *dssdev,
|
|
|
|
struct omap_video_timings *timings);
|
|
|
|
int omapdss_venc_check_timings(struct omap_dss_device *dssdev,
|
|
|
|
struct omap_video_timings *timings);
|
|
|
|
u32 omapdss_venc_get_wss(struct omap_dss_device *dssdev);
|
|
|
|
int omapdss_venc_set_wss(struct omap_dss_device *dssdev, u32 wss);
|
2012-08-16 06:25:15 +00:00
|
|
|
void omapdss_venc_set_type(struct omap_dss_device *dssdev,
|
|
|
|
enum omap_dss_venc_type type);
|
2012-08-16 06:26:31 +00:00
|
|
|
void omapdss_venc_invert_vid_out_polarity(struct omap_dss_device *dssdev,
|
|
|
|
bool invert_polarity);
|
2012-07-06 15:22:37 +00:00
|
|
|
int venc_panel_init(void);
|
|
|
|
void venc_panel_exit(void);
|
2009-11-03 09:23:50 +00:00
|
|
|
|
2011-03-12 06:34:27 +00:00
|
|
|
/* HDMI */
|
|
|
|
#ifdef CONFIG_OMAP4_DSS_HDMI
|
2012-02-17 15:41:13 +00:00
|
|
|
int hdmi_init_platform_driver(void) __init;
|
|
|
|
void hdmi_uninit_platform_driver(void) __exit;
|
2011-09-13 12:58:41 +00:00
|
|
|
unsigned long hdmi_get_pixel_clock(void);
|
2011-03-12 06:34:27 +00:00
|
|
|
#else
|
2011-09-13 12:58:41 +00:00
|
|
|
static inline unsigned long hdmi_get_pixel_clock(void)
|
|
|
|
{
|
|
|
|
WARN("%s: HDMI not compiled in, returning pclk as 0\n", __func__);
|
|
|
|
return 0;
|
|
|
|
}
|
2011-03-12 06:34:27 +00:00
|
|
|
#endif
|
|
|
|
int omapdss_hdmi_display_enable(struct omap_dss_device *dssdev);
|
|
|
|
void omapdss_hdmi_display_disable(struct omap_dss_device *dssdev);
|
2012-08-08 11:20:42 +00:00
|
|
|
void omapdss_hdmi_display_set_timing(struct omap_dss_device *dssdev,
|
|
|
|
struct omap_video_timings *timings);
|
2011-03-12 06:34:27 +00:00
|
|
|
int omapdss_hdmi_display_check_timing(struct omap_dss_device *dssdev,
|
|
|
|
struct omap_video_timings *timings);
|
2011-08-25 14:12:56 +00:00
|
|
|
int omapdss_hdmi_read_edid(u8 *buf, int len);
|
2011-08-29 15:10:20 +00:00
|
|
|
bool omapdss_hdmi_detect(void);
|
2011-03-10 10:18:48 +00:00
|
|
|
int hdmi_panel_init(void);
|
|
|
|
void hdmi_panel_exit(void);
|
2012-05-10 02:09:50 +00:00
|
|
|
#ifdef CONFIG_OMAP4_DSS_HDMI_AUDIO
|
|
|
|
int hdmi_audio_enable(void);
|
|
|
|
void hdmi_audio_disable(void);
|
|
|
|
int hdmi_audio_start(void);
|
|
|
|
void hdmi_audio_stop(void);
|
|
|
|
bool hdmi_mode_has_audio(void);
|
|
|
|
int hdmi_audio_config(struct omap_dss_audio *audio);
|
|
|
|
#endif
|
2011-03-12 06:34:27 +00:00
|
|
|
|
2009-11-03 09:23:50 +00:00
|
|
|
/* RFBI */
|
2012-02-17 15:41:13 +00:00
|
|
|
int rfbi_init_platform_driver(void) __init;
|
|
|
|
void rfbi_uninit_platform_driver(void) __exit;
|
2009-11-03 09:23:50 +00:00
|
|
|
|
2009-12-17 12:35:21 +00:00
|
|
|
|
|
|
|
#ifdef CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS
|
|
|
|
static inline void dss_collect_irq_stats(u32 irqstatus, unsigned *irq_arr)
|
|
|
|
{
|
|
|
|
int b;
|
|
|
|
for (b = 0; b < 32; ++b) {
|
|
|
|
if (irqstatus & (1 << b))
|
|
|
|
irq_arr[b]++;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2009-11-03 09:23:50 +00:00
|
|
|
#endif
|