Nixyri/ghidra
1
0
Fork 0
mirror of https://github.com/NationalSecurityAgency/ghidra.git synced 2025-01-21 08:50:08 +00:00
Code Issues Packages Projects Releases Wiki Activity

Use just one memory access for SDBD reads/writes.

Browse Source
This commit is contained in:
Alessandro Gatti 2020-05-13 22:25:31 +02:00
parent 36c16b2cde
commit 165334c9c9
1 changed files with 13 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
Ghidra/Processors/CP1600/data/languages/CP1600.slaspec
View File

@ -78,25 +78,27 @@ impliedval16: reg3_5 is reg3_5 & target3_5=6 & doublebyte=0 {
}
impliedval16: reg3_5 is reg3_5 & (target3_5=4 | target3_5=5) & doublebyte=1 {
local tmp:2 = zext(*:1 reg3_5);
reg3_5 = reg3_5 + 1;
tmp = tmp | (zext(*:1 reg3_5) << 8);
reg3_5 = reg3_5 + 1;
local val:4 = *:4 reg3_5;
local low:1 = val(2);
local high:1 = val(0);
local tmp:2 = (zext(high) << 8) | zext(low);
reg3_5 = reg3_5 + 2;
export tmp;
}
impliedval16: reg3_5 is reg3_5 & target3_5=6 & doublebyte=1 {
reg3_5 = reg3_5 - 1;
local tmp:2 = zext(*:1 reg3_5);
reg3_5 = reg3_5 - 1;
tmp = tmp | (zext(*:1 reg3_5) << 8);
reg3_5 = reg3_5 - 2;
local val:4 = *:4 reg3_5;
local low:1 = val(2);
local high:1 = val(0);
local tmp:2 = (zext(high) << 8) | zext(low);
export tmp;
}
impliedval16: reg3_5 is reg3_5 & (target3_5=0 | target3_5=1 | target3_5=2 | target3_5=3 | target3_5=7) & doublebyte=1 {
local tmp:2 = zext(*:1 reg3_5);
tmp = tmp | (zext(*:1 reg3_5) << 8);
export tmp;
local val:2 = *:1 reg3_5;
val = (zext(val) << 8) | zext(val);
export val;
}
checkbranch: is reg0_2=7 { goto [R7]; }