mirror of
https://github.com/torvalds/linux.git
synced 2024-12-23 19:31:53 +00:00
53f986accf
Splitting GART and Memory Controller wasn't a good decision that was made back in the day. Given that the GART driver wasn't ever been used by anything in the kernel, we decided that it will be better to correct the mistakes of the past and merge two bindings into a single one. As a result there is a DT ABI change for the Memory Controller that allows not to break newer kernels using older DT and not to break older kernels using newer DT, that is done by changing the 'compatible' of the node to 'tegra20-mc-gart' and adding a new-required clock property. The new clock property also puts the tegra20-mc binding in line with the bindings of the later Tegra generations. Signed-off-by: Dmitry Osipenko <digetx@gmail.com> Reviewed-by: Rob Herring <robh@kernel.org> Acked-by: Thierry Reding <treding@nvidia.com> Signed-off-by: Joerg Roedel <jroedel@suse.de>
38 lines
1.4 KiB
Plaintext
38 lines
1.4 KiB
Plaintext
NVIDIA Tegra20 MC(Memory Controller)
|
|
|
|
Required properties:
|
|
- compatible : "nvidia,tegra20-mc-gart"
|
|
- reg : Should contain 2 register ranges: physical base address and length of
|
|
the controller's registers and the GART aperture respectively.
|
|
- clocks: Must contain an entry for each entry in clock-names.
|
|
See ../clocks/clock-bindings.txt for details.
|
|
- clock-names: Must include the following entries:
|
|
- mc: the module's clock input
|
|
- interrupts : Should contain MC General interrupt.
|
|
- #reset-cells : Should be 1. This cell represents memory client module ID.
|
|
The assignments may be found in header file <dt-bindings/memory/tegra20-mc.h>
|
|
or in the TRM documentation.
|
|
- #iommu-cells: Should be 0. This cell represents the number of cells in an
|
|
IOMMU specifier needed to encode an address. GART supports only a single
|
|
address space that is shared by all devices, therefore no additional
|
|
information needed for the address encoding.
|
|
|
|
Example:
|
|
mc: memory-controller@7000f000 {
|
|
compatible = "nvidia,tegra20-mc-gart";
|
|
reg = <0x7000f000 0x400 /* controller registers */
|
|
0x58000000 0x02000000>; /* GART aperture */
|
|
clocks = <&tegra_car TEGRA20_CLK_MC>;
|
|
clock-names = "mc";
|
|
interrupts = <GIC_SPI 77 0x04>;
|
|
#reset-cells = <1>;
|
|
#iommu-cells = <0>;
|
|
};
|
|
|
|
video-codec@6001a000 {
|
|
compatible = "nvidia,tegra20-vde";
|
|
...
|
|
resets = <&mc TEGRA20_MC_RESET_VDE>;
|
|
iommus = <&mc>;
|
|
};
|