mirror of
https://github.com/torvalds/linux.git
synced 2024-12-10 13:12:04 +00:00
ARM: 5651/1: bcmring: csp capability header files
add mach-bcmring csp capability header files Signed-off-by: Leo Chen <leochen@broadcom.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
This commit is contained in:
parent
16f5875034
commit
7bab8bfc7f
63
arch/arm/mach-bcmring/include/mach/csp/cap.h
Normal file
63
arch/arm/mach-bcmring/include/mach/csp/cap.h
Normal file
@ -0,0 +1,63 @@
|
||||
/*****************************************************************************
|
||||
* Copyright 2009 Broadcom Corporation. All rights reserved.
|
||||
*
|
||||
* Unless you and Broadcom execute a separate written software license
|
||||
* agreement governing use of this software, this software is licensed to you
|
||||
* under the terms of the GNU General Public License version 2, available at
|
||||
* http://www.broadcom.com/licenses/GPLv2.php (the "GPL").
|
||||
*
|
||||
* Notwithstanding the above, under no circumstances may you combine this
|
||||
* software in any way with any other Broadcom software provided under a
|
||||
* license other than the GPL, without Broadcom's express prior written
|
||||
* consent.
|
||||
*****************************************************************************/
|
||||
|
||||
#ifndef CAP_H
|
||||
#define CAP_H
|
||||
|
||||
/* ---- Include Files ---------------------------------------------------- */
|
||||
/* ---- Public Constants and Types --------------------------------------- */
|
||||
typedef enum {
|
||||
CAP_NOT_PRESENT = 0,
|
||||
CAP_PRESENT
|
||||
} CAP_RC_T;
|
||||
|
||||
typedef enum {
|
||||
CAP_VPM,
|
||||
CAP_ETH_PHY,
|
||||
CAP_ETH_GMII,
|
||||
CAP_ETH_SGMII,
|
||||
CAP_USB,
|
||||
CAP_TSC,
|
||||
CAP_EHSS,
|
||||
CAP_SDIO,
|
||||
CAP_UARTB,
|
||||
CAP_KEYPAD,
|
||||
CAP_CLCD,
|
||||
CAP_GE,
|
||||
CAP_LEDM,
|
||||
CAP_BBL,
|
||||
CAP_VDEC,
|
||||
CAP_PIF,
|
||||
CAP_APM,
|
||||
CAP_SPU,
|
||||
CAP_PKA,
|
||||
CAP_RNG,
|
||||
} CAP_CAPABILITY_T;
|
||||
|
||||
typedef enum {
|
||||
CAP_LCD_WVGA = 0,
|
||||
CAP_LCD_VGA = 0x1,
|
||||
CAP_LCD_WQVGA = 0x2,
|
||||
CAP_LCD_QVGA = 0x3
|
||||
} CAP_LCD_RES_T;
|
||||
|
||||
/* ---- Public Variable Externs ------------------------------------------ */
|
||||
/* ---- Public Function Prototypes --------------------------------------- */
|
||||
|
||||
static inline CAP_RC_T cap_isPresent(CAP_CAPABILITY_T capability, int index);
|
||||
static inline uint32_t cap_getMaxArmSpeedHz(void);
|
||||
static inline uint32_t cap_getMaxVpmSpeedHz(void);
|
||||
static inline CAP_LCD_RES_T cap_getMaxLcdRes(void);
|
||||
|
||||
#endif
|
409
arch/arm/mach-bcmring/include/mach/csp/cap_inline.h
Normal file
409
arch/arm/mach-bcmring/include/mach/csp/cap_inline.h
Normal file
@ -0,0 +1,409 @@
|
||||
/*****************************************************************************
|
||||
* Copyright 2009 Broadcom Corporation. All rights reserved.
|
||||
*
|
||||
* Unless you and Broadcom execute a separate written software license
|
||||
* agreement governing use of this software, this software is licensed to you
|
||||
* under the terms of the GNU General Public License version 2, available at
|
||||
* http://www.broadcom.com/licenses/GPLv2.php (the "GPL").
|
||||
*
|
||||
* Notwithstanding the above, under no circumstances may you combine this
|
||||
* software in any way with any other Broadcom software provided under a
|
||||
* license other than the GPL, without Broadcom's express prior written
|
||||
* consent.
|
||||
*****************************************************************************/
|
||||
|
||||
#ifndef CAP_INLINE_H
|
||||
#define CAP_INLINE_H
|
||||
|
||||
/* ---- Include Files ---------------------------------------------------- */
|
||||
#include <mach/csp/cap.h>
|
||||
#include <cfg_global.h>
|
||||
|
||||
/* ---- Public Constants and Types --------------------------------------- */
|
||||
#define CAP_CONFIG0_VPM_DIS 0x00000001
|
||||
#define CAP_CONFIG0_ETH_PHY0_DIS 0x00000002
|
||||
#define CAP_CONFIG0_ETH_PHY1_DIS 0x00000004
|
||||
#define CAP_CONFIG0_ETH_GMII0_DIS 0x00000008
|
||||
#define CAP_CONFIG0_ETH_GMII1_DIS 0x00000010
|
||||
#define CAP_CONFIG0_ETH_SGMII0_DIS 0x00000020
|
||||
#define CAP_CONFIG0_ETH_SGMII1_DIS 0x00000040
|
||||
#define CAP_CONFIG0_USB0_DIS 0x00000080
|
||||
#define CAP_CONFIG0_USB1_DIS 0x00000100
|
||||
#define CAP_CONFIG0_TSC_DIS 0x00000200
|
||||
#define CAP_CONFIG0_EHSS0_DIS 0x00000400
|
||||
#define CAP_CONFIG0_EHSS1_DIS 0x00000800
|
||||
#define CAP_CONFIG0_SDIO0_DIS 0x00001000
|
||||
#define CAP_CONFIG0_SDIO1_DIS 0x00002000
|
||||
#define CAP_CONFIG0_UARTB_DIS 0x00004000
|
||||
#define CAP_CONFIG0_KEYPAD_DIS 0x00008000
|
||||
#define CAP_CONFIG0_CLCD_DIS 0x00010000
|
||||
#define CAP_CONFIG0_GE_DIS 0x00020000
|
||||
#define CAP_CONFIG0_LEDM_DIS 0x00040000
|
||||
#define CAP_CONFIG0_BBL_DIS 0x00080000
|
||||
#define CAP_CONFIG0_VDEC_DIS 0x00100000
|
||||
#define CAP_CONFIG0_PIF_DIS 0x00200000
|
||||
#define CAP_CONFIG0_RESERVED1_DIS 0x00400000
|
||||
#define CAP_CONFIG0_RESERVED2_DIS 0x00800000
|
||||
|
||||
#define CAP_CONFIG1_APMA_DIS 0x00000001
|
||||
#define CAP_CONFIG1_APMB_DIS 0x00000002
|
||||
#define CAP_CONFIG1_APMC_DIS 0x00000004
|
||||
#define CAP_CONFIG1_CLCD_RES_MASK 0x00000600
|
||||
#define CAP_CONFIG1_CLCD_RES_SHIFT 9
|
||||
#define CAP_CONFIG1_CLCD_RES_WVGA (CAP_LCD_WVGA << CAP_CONFIG1_CLCD_RES_SHIFT)
|
||||
#define CAP_CONFIG1_CLCD_RES_VGA (CAP_LCD_VGA << CAP_CONFIG1_CLCD_RES_SHIFT)
|
||||
#define CAP_CONFIG1_CLCD_RES_WQVGA (CAP_LCD_WQVGA << CAP_CONFIG1_CLCD_RES_SHIFT)
|
||||
#define CAP_CONFIG1_CLCD_RES_QVGA (CAP_LCD_QVGA << CAP_CONFIG1_CLCD_RES_SHIFT)
|
||||
|
||||
#define CAP_CONFIG2_SPU_DIS 0x00000010
|
||||
#define CAP_CONFIG2_PKA_DIS 0x00000020
|
||||
#define CAP_CONFIG2_RNG_DIS 0x00000080
|
||||
|
||||
#if (CFG_GLOBAL_CHIP == BCM11107)
|
||||
#define capConfig0 0
|
||||
#define capConfig1 CAP_CONFIG1_CLCD_RES_WVGA
|
||||
#define capConfig2 0
|
||||
#define CAP_APM_MAX_NUM_CHANS 3
|
||||
#elif (CFG_GLOBAL_CHIP == FPGA11107)
|
||||
#define capConfig0 0
|
||||
#define capConfig1 CAP_CONFIG1_CLCD_RES_WVGA
|
||||
#define capConfig2 0
|
||||
#define CAP_APM_MAX_NUM_CHANS 3
|
||||
#elif (CFG_GLOBAL_CHIP == BCM11109)
|
||||
#define capConfig0 (CAP_CONFIG0_USB1_DIS | CAP_CONFIG0_EHSS1_DIS | CAP_CONFIG0_SDIO1_DIS | CAP_CONFIG0_GE_DIS | CAP_CONFIG0_BBL_DIS | CAP_CONFIG0_VDEC_DIS)
|
||||
#define capConfig1 (CAP_CONFIG1_APMC_DIS | CAP_CONFIG1_CLCD_RES_WQVGA)
|
||||
#define capConfig2 (CAP_CONFIG2_SPU_DIS | CAP_CONFIG2_PKA_DIS)
|
||||
#define CAP_APM_MAX_NUM_CHANS 2
|
||||
#elif (CFG_GLOBAL_CHIP == BCM11170)
|
||||
#define capConfig0 (CAP_CONFIG0_ETH_GMII0_DIS | CAP_CONFIG0_ETH_GMII1_DIS | CAP_CONFIG0_USB0_DIS | CAP_CONFIG0_USB1_DIS | CAP_CONFIG0_TSC_DIS | CAP_CONFIG0_EHSS1_DIS | CAP_CONFIG0_SDIO0_DIS | CAP_CONFIG0_SDIO1_DIS | CAP_CONFIG0_UARTB_DIS | CAP_CONFIG0_CLCD_DIS | CAP_CONFIG0_GE_DIS | CAP_CONFIG0_BBL_DIS | CAP_CONFIG0_VDEC_DIS)
|
||||
#define capConfig1 (CAP_CONFIG1_APMC_DIS | CAP_CONFIG1_CLCD_RES_WQVGA)
|
||||
#define capConfig2 (CAP_CONFIG2_SPU_DIS | CAP_CONFIG2_PKA_DIS)
|
||||
#define CAP_APM_MAX_NUM_CHANS 2
|
||||
#elif (CFG_GLOBAL_CHIP == BCM11110)
|
||||
#define capConfig0 (CAP_CONFIG0_USB1_DIS | CAP_CONFIG0_TSC_DIS | CAP_CONFIG0_EHSS1_DIS | CAP_CONFIG0_SDIO0_DIS | CAP_CONFIG0_SDIO1_DIS | CAP_CONFIG0_UARTB_DIS | CAP_CONFIG0_GE_DIS | CAP_CONFIG0_BBL_DIS | CAP_CONFIG0_VDEC_DIS)
|
||||
#define capConfig1 CAP_CONFIG1_APMC_DIS
|
||||
#define capConfig2 (CAP_CONFIG2_SPU_DIS | CAP_CONFIG2_PKA_DIS)
|
||||
#define CAP_APM_MAX_NUM_CHANS 2
|
||||
#elif (CFG_GLOBAL_CHIP == BCM11211)
|
||||
#define capConfig0 (CAP_CONFIG0_ETH_PHY0_DIS | CAP_CONFIG0_ETH_GMII0_DIS | CAP_CONFIG0_ETH_GMII1_DIS | CAP_CONFIG0_ETH_SGMII0_DIS | CAP_CONFIG0_ETH_SGMII1_DIS | CAP_CONFIG0_CLCD_DIS)
|
||||
#define capConfig1 CAP_CONFIG1_APMC_DIS
|
||||
#define capConfig2 0
|
||||
#define CAP_APM_MAX_NUM_CHANS 2
|
||||
#else
|
||||
#error CFG_GLOBAL_CHIP type capabilities not defined
|
||||
#endif
|
||||
|
||||
#if ((CFG_GLOBAL_CHIP == BCM11107) || (CFG_GLOBAL_CHIP == FPGA11107))
|
||||
#define CAP_HW_CFG_ARM_CLK_HZ 500000000
|
||||
#elif ((CFG_GLOBAL_CHIP == BCM11109) || (CFG_GLOBAL_CHIP == BCM11170) || (CFG_GLOBAL_CHIP == BCM11110))
|
||||
#define CAP_HW_CFG_ARM_CLK_HZ 300000000
|
||||
#elif (CFG_GLOBAL_CHIP == BCM11211)
|
||||
#define CAP_HW_CFG_ARM_CLK_HZ 666666666
|
||||
#else
|
||||
#error CFG_GLOBAL_CHIP type capabilities not defined
|
||||
#endif
|
||||
|
||||
#if ((CFG_GLOBAL_CHIP == BCM11107) || (CFG_GLOBAL_CHIP == BCM11211) || (CFG_GLOBAL_CHIP == FPGA11107))
|
||||
#define CAP_HW_CFG_VPM_CLK_HZ 333333333
|
||||
#elif ((CFG_GLOBAL_CHIP == BCM11109) || (CFG_GLOBAL_CHIP == BCM11170) || (CFG_GLOBAL_CHIP == BCM11110))
|
||||
#define CAP_HW_CFG_VPM_CLK_HZ 200000000
|
||||
#else
|
||||
#error CFG_GLOBAL_CHIP type capabilities not defined
|
||||
#endif
|
||||
|
||||
/* ---- Public Variable Externs ------------------------------------------ */
|
||||
/* ---- Public Function Prototypes --------------------------------------- */
|
||||
|
||||
/****************************************************************************
|
||||
* cap_isPresent -
|
||||
*
|
||||
* PURPOSE:
|
||||
* Determines if the chip has a certain capability present
|
||||
*
|
||||
* PARAMETERS:
|
||||
* capability - type of capability to determine if present
|
||||
*
|
||||
* RETURNS:
|
||||
* CAP_PRESENT or CAP_NOT_PRESENT
|
||||
****************************************************************************/
|
||||
static inline CAP_RC_T cap_isPresent(CAP_CAPABILITY_T capability, int index)
|
||||
{
|
||||
CAP_RC_T returnVal = CAP_NOT_PRESENT;
|
||||
|
||||
switch (capability) {
|
||||
case CAP_VPM:
|
||||
{
|
||||
if (!(capConfig0 & CAP_CONFIG0_VPM_DIS)) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_ETH_PHY:
|
||||
{
|
||||
if ((index == 0)
|
||||
&& (!(capConfig0 & CAP_CONFIG0_ETH_PHY0_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
if ((index == 1)
|
||||
&& (!(capConfig0 & CAP_CONFIG0_ETH_PHY1_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_ETH_GMII:
|
||||
{
|
||||
if ((index == 0)
|
||||
&& (!(capConfig0 & CAP_CONFIG0_ETH_GMII0_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
if ((index == 1)
|
||||
&& (!(capConfig0 & CAP_CONFIG0_ETH_GMII1_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_ETH_SGMII:
|
||||
{
|
||||
if ((index == 0)
|
||||
&& (!(capConfig0 & CAP_CONFIG0_ETH_SGMII0_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
if ((index == 1)
|
||||
&& (!(capConfig0 & CAP_CONFIG0_ETH_SGMII1_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_USB:
|
||||
{
|
||||
if ((index == 0)
|
||||
&& (!(capConfig0 & CAP_CONFIG0_USB0_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
if ((index == 1)
|
||||
&& (!(capConfig0 & CAP_CONFIG0_USB1_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_TSC:
|
||||
{
|
||||
if (!(capConfig0 & CAP_CONFIG0_TSC_DIS)) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_EHSS:
|
||||
{
|
||||
if ((index == 0)
|
||||
&& (!(capConfig0 & CAP_CONFIG0_EHSS0_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
if ((index == 1)
|
||||
&& (!(capConfig0 & CAP_CONFIG0_EHSS1_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_SDIO:
|
||||
{
|
||||
if ((index == 0)
|
||||
&& (!(capConfig0 & CAP_CONFIG0_SDIO0_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
if ((index == 1)
|
||||
&& (!(capConfig0 & CAP_CONFIG0_SDIO1_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_UARTB:
|
||||
{
|
||||
if (!(capConfig0 & CAP_CONFIG0_UARTB_DIS)) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_KEYPAD:
|
||||
{
|
||||
if (!(capConfig0 & CAP_CONFIG0_KEYPAD_DIS)) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_CLCD:
|
||||
{
|
||||
if (!(capConfig0 & CAP_CONFIG0_CLCD_DIS)) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_GE:
|
||||
{
|
||||
if (!(capConfig0 & CAP_CONFIG0_GE_DIS)) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_LEDM:
|
||||
{
|
||||
if (!(capConfig0 & CAP_CONFIG0_LEDM_DIS)) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_BBL:
|
||||
{
|
||||
if (!(capConfig0 & CAP_CONFIG0_BBL_DIS)) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_VDEC:
|
||||
{
|
||||
if (!(capConfig0 & CAP_CONFIG0_VDEC_DIS)) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_PIF:
|
||||
{
|
||||
if (!(capConfig0 & CAP_CONFIG0_PIF_DIS)) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_APM:
|
||||
{
|
||||
if ((index == 0)
|
||||
&& (!(capConfig1 & CAP_CONFIG1_APMA_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
if ((index == 1)
|
||||
&& (!(capConfig1 & CAP_CONFIG1_APMB_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
if ((index == 2)
|
||||
&& (!(capConfig1 & CAP_CONFIG1_APMC_DIS))) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_SPU:
|
||||
{
|
||||
if (!(capConfig2 & CAP_CONFIG2_SPU_DIS)) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_PKA:
|
||||
{
|
||||
if (!(capConfig2 & CAP_CONFIG2_PKA_DIS)) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
case CAP_RNG:
|
||||
{
|
||||
if (!(capConfig2 & CAP_CONFIG2_RNG_DIS)) {
|
||||
returnVal = CAP_PRESENT;
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
||||
default:
|
||||
{
|
||||
}
|
||||
break;
|
||||
}
|
||||
return returnVal;
|
||||
}
|
||||
|
||||
/****************************************************************************
|
||||
* cap_getMaxArmSpeedHz -
|
||||
*
|
||||
* PURPOSE:
|
||||
* Determines the maximum speed of the ARM CPU
|
||||
*
|
||||
* PARAMETERS:
|
||||
* none
|
||||
*
|
||||
* RETURNS:
|
||||
* clock speed in Hz that the ARM processor is able to run at
|
||||
****************************************************************************/
|
||||
static inline uint32_t cap_getMaxArmSpeedHz(void)
|
||||
{
|
||||
#if ((CFG_GLOBAL_CHIP == BCM11107) || (CFG_GLOBAL_CHIP == FPGA11107))
|
||||
return 500000000;
|
||||
#elif ((CFG_GLOBAL_CHIP == BCM11109) || (CFG_GLOBAL_CHIP == BCM11170) || (CFG_GLOBAL_CHIP == BCM11110))
|
||||
return 300000000;
|
||||
#elif (CFG_GLOBAL_CHIP == BCM11211)
|
||||
return 666666666;
|
||||
#else
|
||||
#error CFG_GLOBAL_CHIP type capabilities not defined
|
||||
#endif
|
||||
}
|
||||
|
||||
/****************************************************************************
|
||||
* cap_getMaxVpmSpeedHz -
|
||||
*
|
||||
* PURPOSE:
|
||||
* Determines the maximum speed of the VPM
|
||||
*
|
||||
* PARAMETERS:
|
||||
* none
|
||||
*
|
||||
* RETURNS:
|
||||
* clock speed in Hz that the VPM is able to run at
|
||||
****************************************************************************/
|
||||
static inline uint32_t cap_getMaxVpmSpeedHz(void)
|
||||
{
|
||||
#if ((CFG_GLOBAL_CHIP == BCM11107) || (CFG_GLOBAL_CHIP == BCM11211) || (CFG_GLOBAL_CHIP == FPGA11107))
|
||||
return 333333333;
|
||||
#elif ((CFG_GLOBAL_CHIP == BCM11109) || (CFG_GLOBAL_CHIP == BCM11170) || (CFG_GLOBAL_CHIP == BCM11110))
|
||||
return 200000000;
|
||||
#else
|
||||
#error CFG_GLOBAL_CHIP type capabilities not defined
|
||||
#endif
|
||||
}
|
||||
|
||||
/****************************************************************************
|
||||
* cap_getMaxLcdRes -
|
||||
*
|
||||
* PURPOSE:
|
||||
* Determines the maximum LCD resolution capabilities
|
||||
*
|
||||
* PARAMETERS:
|
||||
* none
|
||||
*
|
||||
* RETURNS:
|
||||
* CAP_LCD_WVGA, CAP_LCD_VGA, CAP_LCD_WQVGA or CAP_LCD_QVGA
|
||||
*
|
||||
****************************************************************************/
|
||||
static inline CAP_LCD_RES_T cap_getMaxLcdRes(void)
|
||||
{
|
||||
return (CAP_LCD_RES_T)
|
||||
((capConfig1 & CAP_CONFIG1_CLCD_RES_MASK) >>
|
||||
CAP_CONFIG1_CLCD_RES_SHIFT);
|
||||
}
|
||||
|
||||
#endif
|
73
arch/arm/mach-bcmring/include/mach/csp/hw_cfg.h
Normal file
73
arch/arm/mach-bcmring/include/mach/csp/hw_cfg.h
Normal file
@ -0,0 +1,73 @@
|
||||
/*****************************************************************************
|
||||
* Copyright 2003 - 2008 Broadcom Corporation. All rights reserved.
|
||||
*
|
||||
* Unless you and Broadcom execute a separate written software license
|
||||
* agreement governing use of this software, this software is licensed to you
|
||||
* under the terms of the GNU General Public License version 2, available at
|
||||
* http://www.broadcom.com/licenses/GPLv2.php (the "GPL").
|
||||
*
|
||||
* Notwithstanding the above, under no circumstances may you combine this
|
||||
* software in any way with any other Broadcom software provided under a
|
||||
* license other than the GPL, without Broadcom's express prior written
|
||||
* consent.
|
||||
*****************************************************************************/
|
||||
|
||||
|
||||
#ifndef CSP_HW_CFG_H
|
||||
#define CSP_HW_CFG_H
|
||||
|
||||
/* ---- Include Files ---------------------------------------------------- */
|
||||
|
||||
#include <cfg_global.h>
|
||||
#include <mach/csp/cap_inline.h>
|
||||
|
||||
#if defined(__KERNEL__)
|
||||
#include <mach/memory_settings.h>
|
||||
#else
|
||||
#include <hw_cfg.h>
|
||||
#endif
|
||||
|
||||
/* Some items that can be defined externally, but will be set to default values */
|
||||
/* if they are not defined. */
|
||||
/* HW_CFG_PLL_SPREAD_SPECTRUM_DISABLE Default undefined and SS is enabled. */
|
||||
/* HW_CFG_SDRAM_CAS_LATENCY 5 Default 5, Values [3..6] */
|
||||
/* HW_CFG_SDRAM_CHIP_SELECT_CNT 1 Default 1, Vaules [1..2] */
|
||||
/* HW_CFG_SDRAM_SPEED_GRADE 667 Default 667, Values [400,533,667,800] */
|
||||
/* HW_CFG_SDRAM_WIDTH_BITS 16 Default 16, Vaules [8,16] */
|
||||
/* HW_CFG_SDRAM_ADDR_BRC Default undefined and Row-Bank-Col (RBC) addressing used. Define to use Bank-Row-Col (BRC). */
|
||||
/* HW_CFG_SDRAM_CLK_ASYNC Default undefined and DDR clock is synchronous with AXI BUS clock. Define for ASYNC mode. */
|
||||
|
||||
#if defined(CFG_GLOBAL_CHIP)
|
||||
#if (CFG_GLOBAL_CHIP == FPGA11107)
|
||||
#define HW_CFG_BUS_CLK_HZ 5000000
|
||||
#define HW_CFG_DDR_CTLR_CLK_HZ 10000000
|
||||
#define HW_CFG_DDR_PHY_OMIT
|
||||
#define HW_CFG_UART_CLK_HZ 7500000
|
||||
#else
|
||||
#define HW_CFG_PLL_VCO_HZ 2000000000
|
||||
#define HW_CFG_PLL2_VCO_HZ 1800000000
|
||||
#define HW_CFG_ARM_CLK_HZ CAP_HW_CFG_ARM_CLK_HZ
|
||||
#define HW_CFG_BUS_CLK_HZ 166666666
|
||||
#define HW_CFG_DDR_CTLR_CLK_HZ 333333333
|
||||
#define HW_CFG_DDR_PHY_CLK_HZ (2 * HW_CFG_DDR_CTLR_CLK_HZ)
|
||||
#define HW_CFG_UART_CLK_HZ 142857142
|
||||
#define HW_CFG_VPM_CLK_HZ CAP_HW_CFG_VPM_CLK_HZ
|
||||
#endif
|
||||
#else
|
||||
#define HW_CFG_PLL_VCO_HZ 1800000000
|
||||
#define HW_CFG_PLL2_VCO_HZ 1800000000
|
||||
#define HW_CFG_ARM_CLK_HZ 450000000
|
||||
#define HW_CFG_BUS_CLK_HZ 150000000
|
||||
#define HW_CFG_DDR_CTLR_CLK_HZ 300000000
|
||||
#define HW_CFG_DDR_PHY_CLK_HZ (2 * HW_CFG_DDR_CTLR_CLK_HZ)
|
||||
#define HW_CFG_UART_CLK_HZ 150000000
|
||||
#define HW_CFG_VPM_CLK_HZ 300000000
|
||||
#endif
|
||||
|
||||
/* ---- Public Constants and Types --------------------------------------- */
|
||||
/* ---- Public Variable Externs ------------------------------------------ */
|
||||
/* ---- Public Function Prototypes --------------------------------------- */
|
||||
|
||||
|
||||
#endif /* CSP_HW_CFG_H */
|
||||
|
Loading…
Reference in New Issue
Block a user