2012-02-27 10:19:34 +00:00
|
|
|
Atmel AT91 device tree bindings.
|
|
|
|
================================
|
|
|
|
|
2014-09-15 16:15:59 +00:00
|
|
|
Boards with a SoC of the Atmel AT91 or SMART family shall have the following
|
|
|
|
properties:
|
|
|
|
|
|
|
|
Required root node properties:
|
|
|
|
compatible: must be one of:
|
|
|
|
* "atmel,at91rm9200"
|
|
|
|
|
|
|
|
* "atmel,at91sam9" for SoCs using an ARM926EJ-S core, shall be extended with
|
|
|
|
the specific SoC family or compatible:
|
|
|
|
o "atmel,at91sam9260"
|
|
|
|
o "atmel,at91sam9261"
|
|
|
|
o "atmel,at91sam9263"
|
|
|
|
o "atmel,at91sam9x5" for the 5 series, shall be extended with the specific
|
|
|
|
SoC compatible:
|
|
|
|
- "atmel,at91sam9g15"
|
|
|
|
- "atmel,at91sam9g25"
|
|
|
|
- "atmel,at91sam9g35"
|
|
|
|
- "atmel,at91sam9x25"
|
|
|
|
- "atmel,at91sam9x35"
|
|
|
|
o "atmel,at91sam9g20"
|
|
|
|
o "atmel,at91sam9g45"
|
|
|
|
o "atmel,at91sam9n12"
|
|
|
|
o "atmel,at91sam9rl"
|
2015-01-13 18:12:25 +00:00
|
|
|
o "atmel,at91sam9xe"
|
2014-09-15 16:15:59 +00:00
|
|
|
* "atmel,sama5" for SoCs using a Cortex-A5, shall be extended with the specific
|
|
|
|
SoC family:
|
2015-07-30 17:12:12 +00:00
|
|
|
o "atmel,sama5d2" shall be extended with the specific SoC compatible:
|
|
|
|
- "atmel,sama5d27"
|
2014-09-15 16:15:59 +00:00
|
|
|
o "atmel,sama5d3" shall be extended with the specific SoC compatible:
|
|
|
|
- "atmel,sama5d31"
|
|
|
|
- "atmel,sama5d33"
|
|
|
|
- "atmel,sama5d34"
|
|
|
|
- "atmel,sama5d35"
|
|
|
|
- "atmel,sama5d36"
|
|
|
|
o "atmel,sama5d4" shall be extended with the specific SoC compatible:
|
|
|
|
- "atmel,sama5d41"
|
|
|
|
- "atmel,sama5d42"
|
|
|
|
- "atmel,sama5d43"
|
|
|
|
- "atmel,sama5d44"
|
|
|
|
|
2012-02-27 10:19:34 +00:00
|
|
|
PIT Timer required properties:
|
|
|
|
- compatible: Should be "atmel,at91sam9260-pit"
|
|
|
|
- reg: Should contain registers location and length
|
|
|
|
- interrupts: Should contain interrupt for the PIT which is the IRQ line
|
|
|
|
shared across all System Controller members.
|
2012-01-19 09:13:40 +00:00
|
|
|
|
2012-10-28 18:31:07 +00:00
|
|
|
System Timer (ST) required properties:
|
2015-03-12 12:07:25 +00:00
|
|
|
- compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd"
|
2012-10-28 18:31:07 +00:00
|
|
|
- reg: Should contain registers location and length
|
|
|
|
- interrupts: Should contain interrupt for the ST which is the IRQ line
|
|
|
|
shared across all System Controller members.
|
2015-07-29 23:02:36 +00:00
|
|
|
- clocks: phandle to input clock.
|
2015-03-12 12:07:25 +00:00
|
|
|
Its subnodes can be:
|
|
|
|
- watchdog: compatible should be "atmel,at91rm9200-wdt"
|
2012-10-28 18:31:07 +00:00
|
|
|
|
2012-01-19 09:13:40 +00:00
|
|
|
TC/TCLIB Timer required properties:
|
2012-09-14 09:01:29 +00:00
|
|
|
- compatible: Should be "atmel,<chip>-tcb".
|
2012-01-19 09:13:40 +00:00
|
|
|
<chip> can be "at91rm9200" or "at91sam9x5"
|
|
|
|
- reg: Should contain registers location and length
|
|
|
|
- interrupts: Should contain all interrupts for the TC block
|
|
|
|
Note that you can specify several interrupt cells if the TC
|
|
|
|
block has one interrupt per channel.
|
2013-12-17 15:47:14 +00:00
|
|
|
- clock-names: tuple listing input clock names.
|
2015-07-31 00:11:14 +00:00
|
|
|
Required elements: "t0_clk", "slow_clk"
|
2013-12-17 15:47:14 +00:00
|
|
|
Optional elements: "t1_clk", "t2_clk"
|
|
|
|
- clocks: phandles to input clocks.
|
2012-01-19 09:13:40 +00:00
|
|
|
|
|
|
|
Examples:
|
|
|
|
|
|
|
|
One interrupt per TC block:
|
|
|
|
tcb0: timer@fff7c000 {
|
|
|
|
compatible = "atmel,at91rm9200-tcb";
|
|
|
|
reg = <0xfff7c000 0x100>;
|
|
|
|
interrupts = <18 4>;
|
2013-12-17 15:47:14 +00:00
|
|
|
clocks = <&tcb0_clk>;
|
|
|
|
clock-names = "t0_clk";
|
2012-01-19 09:13:40 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
One interrupt per TC channel in a TC block:
|
|
|
|
tcb1: timer@fffdc000 {
|
|
|
|
compatible = "atmel,at91rm9200-tcb";
|
|
|
|
reg = <0xfffdc000 0x100>;
|
|
|
|
interrupts = <26 4 27 4 28 4>;
|
2013-12-17 15:47:14 +00:00
|
|
|
clocks = <&tcb1_clk>;
|
|
|
|
clock-names = "t0_clk";
|
2012-01-19 09:13:40 +00:00
|
|
|
};
|
2012-03-02 19:16:27 +00:00
|
|
|
|
|
|
|
RSTC Reset Controller required properties:
|
|
|
|
- compatible: Should be "atmel,<chip>-rstc".
|
2015-07-20 09:32:05 +00:00
|
|
|
<chip> can be "at91sam9260" or "at91sam9g45" or "sama5d3"
|
2012-03-02 19:16:27 +00:00
|
|
|
- reg: Should contain registers location and length
|
2015-07-29 23:02:36 +00:00
|
|
|
- clocks: phandle to input clock.
|
2012-03-02 19:16:27 +00:00
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
rstc@fffffd00 {
|
|
|
|
compatible = "atmel,at91sam9260-rstc";
|
|
|
|
reg = <0xfffffd00 0x10>;
|
2015-07-29 23:02:36 +00:00
|
|
|
clocks = <&clk32k>;
|
2012-03-02 19:16:27 +00:00
|
|
|
};
|
2012-03-02 12:54:37 +00:00
|
|
|
|
|
|
|
RAMC SDRAM/DDR Controller required properties:
|
2015-03-16 20:04:06 +00:00
|
|
|
- compatible: Should be "atmel,at91rm9200-sdramc", "syscon"
|
2013-11-15 10:03:23 +00:00
|
|
|
"atmel,at91sam9260-sdramc",
|
2012-03-02 12:54:37 +00:00
|
|
|
"atmel,at91sam9g45-ddramc",
|
2014-07-08 16:21:11 +00:00
|
|
|
"atmel,sama5d3-ddramc",
|
2012-03-02 12:54:37 +00:00
|
|
|
- reg: Should contain registers location and length
|
|
|
|
|
|
|
|
Examples:
|
|
|
|
|
|
|
|
ramc0: ramc@ffffe800 {
|
|
|
|
compatible = "atmel,at91sam9g45-ddramc";
|
|
|
|
reg = <0xffffe800 0x200>;
|
|
|
|
};
|
|
|
|
|
2012-03-02 13:01:00 +00:00
|
|
|
SHDWC Shutdown Controller
|
|
|
|
|
|
|
|
required properties:
|
|
|
|
- compatible: Should be "atmel,<chip>-shdwc".
|
|
|
|
<chip> can be "at91sam9260", "at91sam9rl" or "at91sam9x5".
|
|
|
|
- reg: Should contain registers location and length
|
2015-07-29 23:02:36 +00:00
|
|
|
- clocks: phandle to input clock.
|
2012-03-02 13:01:00 +00:00
|
|
|
|
|
|
|
optional properties:
|
|
|
|
- atmel,wakeup-mode: String, operation mode of the wakeup mode.
|
|
|
|
Supported values are: "none", "high", "low", "any".
|
|
|
|
- atmel,wakeup-counter: Counter on Wake-up 0 (between 0x0 and 0xf).
|
|
|
|
|
|
|
|
optional at91sam9260 properties:
|
|
|
|
- atmel,wakeup-rtt-timer: boolean to enable Real-time Timer Wake-up.
|
|
|
|
|
|
|
|
optional at91sam9rl properties:
|
|
|
|
- atmel,wakeup-rtc-timer: boolean to enable Real-time Clock Wake-up.
|
|
|
|
- atmel,wakeup-rtt-timer: boolean to enable Real-time Timer Wake-up.
|
|
|
|
|
|
|
|
optional at91sam9x5 properties:
|
|
|
|
- atmel,wakeup-rtc-timer: boolean to enable Real-time Clock Wake-up.
|
|
|
|
|
|
|
|
Example:
|
|
|
|
|
2015-07-29 23:02:36 +00:00
|
|
|
shdwc@fffffd10 {
|
|
|
|
compatible = "atmel,at91sam9260-shdwc";
|
|
|
|
reg = <0xfffffd10 0x10>;
|
|
|
|
clocks = <&clk32k>;
|
2012-03-02 13:01:00 +00:00
|
|
|
};
|
2014-12-18 09:45:50 +00:00
|
|
|
|
|
|
|
Special Function Registers (SFR)
|
|
|
|
|
|
|
|
Special Function Registers (SFR) manage specific aspects of the integrated
|
|
|
|
memory, bridge implementations, processor and other functionality not controlled
|
|
|
|
elsewhere.
|
|
|
|
|
|
|
|
required properties:
|
|
|
|
- compatible: Should be "atmel,<chip>-sfr", "syscon".
|
|
|
|
<chip> can be "sama5d3" or "sama5d4".
|
|
|
|
- reg: Should contain registers location and length
|
|
|
|
|
|
|
|
sfr@f0038000 {
|
|
|
|
compatible = "atmel,sama5d3-sfr", "syscon";
|
|
|
|
reg = <0xf0038000 0x60>;
|
|
|
|
};
|