2009-02-05 19:04:47 +00:00
|
|
|
* Freescale Enhanced Secure Digital Host Controller (eSDHC)
|
|
|
|
|
|
|
|
The Enhanced Secure Digital Host Controller provides an interface
|
|
|
|
for MMC, SD, and SDIO types of memory cards.
|
|
|
|
|
2012-06-12 01:48:16 +00:00
|
|
|
This file documents differences between the core properties described
|
|
|
|
by mmc.txt and the properties used by the sdhci-esdhc driver.
|
|
|
|
|
2009-02-05 19:04:47 +00:00
|
|
|
Required properties:
|
|
|
|
- interrupt-parent : interrupt source phandle.
|
|
|
|
- clock-frequency : specifies eSDHC base clock frequency.
|
2012-06-12 01:48:16 +00:00
|
|
|
|
|
|
|
Optional properties:
|
|
|
|
- sdhci,wp-inverted : specifies that eSDHC controller reports
|
|
|
|
inverted write-protect state; New devices should use the generic
|
|
|
|
"wp-inverted" property.
|
|
|
|
- sdhci,1-bit-only : specifies that a controller can only handle
|
|
|
|
1-bit data transfers. New devices should use the generic
|
|
|
|
"bus-width = <1>" property.
|
|
|
|
- sdhci,auto-cmd12: specifies that a controller can only handle auto
|
|
|
|
CMD12.
|
2009-02-05 19:04:47 +00:00
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
sdhci@2e000 {
|
2009-05-08 13:47:45 +00:00
|
|
|
compatible = "fsl,mpc8378-esdhc", "fsl,esdhc";
|
2009-02-05 19:04:47 +00:00
|
|
|
reg = <0x2e000 0x1000>;
|
|
|
|
interrupts = <42 0x8>;
|
|
|
|
interrupt-parent = <&ipic>;
|
|
|
|
/* Filled in by U-Boot */
|
|
|
|
clock-frequency = <0>;
|
|
|
|
};
|