2019-05-19 12:07:45 +00:00
|
|
|
# SPDX-License-Identifier: GPL-2.0-only
|
2012-11-19 16:23:13 +00:00
|
|
|
config ARCH_HAS_RESET_CONTROLLER
|
|
|
|
bool
|
|
|
|
|
|
|
|
menuconfig RESET_CONTROLLER
|
|
|
|
bool "Reset Controller Support"
|
|
|
|
default y if ARCH_HAS_RESET_CONTROLLER
|
|
|
|
help
|
|
|
|
Generic Reset Controller support.
|
|
|
|
|
|
|
|
This framework is designed to abstract reset handling of devices
|
|
|
|
via GPIOs or SoC-internal reset controller modules.
|
|
|
|
|
|
|
|
If unsure, say no.
|
2013-08-07 14:53:12 +00:00
|
|
|
|
2016-05-03 06:29:52 +00:00
|
|
|
if RESET_CONTROLLER
|
|
|
|
|
2017-02-22 17:10:17 +00:00
|
|
|
config RESET_A10SR
|
|
|
|
tristate "Altera Arria10 System Resource Reset"
|
|
|
|
depends on MFD_ALTERA_A10SR
|
|
|
|
help
|
|
|
|
This option enables support for the external reset functions for
|
|
|
|
peripheral PHYs on the Altera Arria10 System Resource Chip.
|
|
|
|
|
2016-07-28 13:30:08 +00:00
|
|
|
config RESET_ATH79
|
|
|
|
bool "AR71xx Reset Driver" if COMPILE_TEST
|
|
|
|
default ATH79
|
|
|
|
help
|
|
|
|
This enables the ATH79 reset controller driver that supports the
|
|
|
|
AR71xx SoC reset controller.
|
|
|
|
|
2017-09-14 14:28:42 +00:00
|
|
|
config RESET_AXS10X
|
|
|
|
bool "AXS10x Reset Driver" if COMPILE_TEST
|
|
|
|
default ARC_PLAT_AXS10X
|
|
|
|
help
|
|
|
|
This enables the reset controller driver for AXS10x.
|
|
|
|
|
2016-07-28 13:31:12 +00:00
|
|
|
config RESET_BERLIN
|
|
|
|
bool "Berlin Reset Driver" if COMPILE_TEST
|
|
|
|
default ARCH_BERLIN
|
|
|
|
help
|
|
|
|
This enables the reset controller driver for Marvell Berlin SoCs.
|
|
|
|
|
2019-01-23 22:54:36 +00:00
|
|
|
config RESET_BRCMSTB
|
|
|
|
tristate "Broadcom STB reset controller"
|
|
|
|
depends on ARCH_BRCMSTB || COMPILE_TEST
|
|
|
|
default ARCH_BRCMSTB
|
|
|
|
help
|
|
|
|
This enables the reset controller driver for Broadcom STB SoCs using
|
|
|
|
a SUN_TOP_CTRL_SW_INIT style controller.
|
|
|
|
|
2017-08-31 18:06:07 +00:00
|
|
|
config RESET_HSDK
|
|
|
|
bool "Synopsys HSDK Reset Driver"
|
2017-09-09 04:02:46 +00:00
|
|
|
depends on HAS_IOMEM
|
2017-09-11 12:22:08 +00:00
|
|
|
depends on ARC_SOC_HSDK || COMPILE_TEST
|
2017-07-19 18:45:11 +00:00
|
|
|
help
|
2017-08-31 18:06:07 +00:00
|
|
|
This enables the reset controller driver for HSDK board.
|
2017-07-19 18:45:11 +00:00
|
|
|
|
2017-02-21 16:13:31 +00:00
|
|
|
config RESET_IMX7
|
2019-01-22 02:10:43 +00:00
|
|
|
bool "i.MX7/8 Reset Driver" if COMPILE_TEST
|
2018-03-06 11:15:11 +00:00
|
|
|
depends on HAS_IOMEM
|
2019-01-22 02:10:43 +00:00
|
|
|
default SOC_IMX7D || (ARM64 && ARCH_MXC)
|
2017-02-21 16:13:31 +00:00
|
|
|
select MFD_SYSCON
|
|
|
|
help
|
|
|
|
This enables the reset controller driver for i.MX7 SoCs.
|
|
|
|
|
2017-08-19 22:18:17 +00:00
|
|
|
config RESET_LANTIQ
|
|
|
|
bool "Lantiq XWAY Reset Driver" if COMPILE_TEST
|
|
|
|
default SOC_TYPE_XWAY
|
|
|
|
help
|
|
|
|
This enables the reset controller driver for Lantiq / Intel XWAY SoCs.
|
|
|
|
|
2016-07-28 13:32:01 +00:00
|
|
|
config RESET_LPC18XX
|
|
|
|
bool "LPC18xx/43xx Reset Driver" if COMPILE_TEST
|
|
|
|
default ARCH_LPC18XX
|
|
|
|
help
|
|
|
|
This enables the reset controller driver for NXP LPC18xx/43xx SoCs.
|
|
|
|
|
2016-07-28 13:32:36 +00:00
|
|
|
config RESET_MESON
|
|
|
|
bool "Meson Reset Driver" if COMPILE_TEST
|
|
|
|
default ARCH_MESON
|
|
|
|
help
|
|
|
|
This enables the reset driver for Amlogic Meson SoCs.
|
|
|
|
|
2018-07-20 15:26:33 +00:00
|
|
|
config RESET_MESON_AUDIO_ARB
|
|
|
|
tristate "Meson Audio Memory Arbiter Reset Driver"
|
|
|
|
depends on ARCH_MESON || COMPILE_TEST
|
|
|
|
help
|
|
|
|
This enables the reset driver for Audio Memory Arbiter of
|
|
|
|
Amlogic's A113 based SoCs
|
|
|
|
|
2016-04-01 14:16:13 +00:00
|
|
|
config RESET_OXNAS
|
|
|
|
bool
|
|
|
|
|
2016-07-28 13:33:07 +00:00
|
|
|
config RESET_PISTACHIO
|
|
|
|
bool "Pistachio Reset Driver" if COMPILE_TEST
|
|
|
|
default MACH_PISTACHIO
|
|
|
|
help
|
|
|
|
This enables the reset driver for ImgTec Pistachio SoCs.
|
|
|
|
|
2018-06-27 14:24:43 +00:00
|
|
|
config RESET_QCOM_AOSS
|
|
|
|
bool "Qcom AOSS Reset Driver"
|
|
|
|
depends on ARCH_QCOM || COMPILE_TEST
|
|
|
|
help
|
|
|
|
This enables the AOSS (always on subsystem) reset driver
|
|
|
|
for Qualcomm SDM845 SoCs. Say Y if you want to control
|
|
|
|
reset signals provided by AOSS for Modem, Venus, ADSP,
|
|
|
|
GPU, Camera, Wireless, Display subsystem. Otherwise, say N.
|
|
|
|
|
2018-08-29 19:12:11 +00:00
|
|
|
config RESET_QCOM_PDC
|
|
|
|
tristate "Qualcomm PDC Reset Driver"
|
|
|
|
depends on ARCH_QCOM || COMPILE_TEST
|
|
|
|
help
|
|
|
|
This enables the PDC (Power Domain Controller) reset driver
|
|
|
|
for Qualcomm Technologies Inc SDM845 SoCs. Say Y if you want
|
|
|
|
to control reset signals provided by PDC for Modem, Compute,
|
|
|
|
Display, GPU, Debug, AOP, Sensors, Audio, SP and APPS.
|
|
|
|
|
2019-07-08 08:41:08 +00:00
|
|
|
config RESET_SCMI
|
|
|
|
tristate "Reset driver controlled via ARM SCMI interface"
|
|
|
|
depends on ARM_SCMI_PROTOCOL || COMPILE_TEST
|
|
|
|
default ARM_SCMI_PROTOCOL
|
|
|
|
help
|
|
|
|
This driver provides support for reset signal/domains that are
|
|
|
|
controlled by firmware that implements the SCMI interface.
|
|
|
|
|
|
|
|
This driver uses SCMI Message Protocol to interact with the
|
|
|
|
firmware controlling all the reset signals.
|
|
|
|
|
2017-08-11 10:58:43 +00:00
|
|
|
config RESET_SIMPLE
|
|
|
|
bool "Simple Reset Controller Driver" if COMPILE_TEST
|
2019-07-23 15:17:28 +00:00
|
|
|
default ARCH_STM32 || ARCH_STRATIX10 || ARCH_SUNXI || ARCH_ZX || ARCH_ASPEED || ARCH_BITMAIN || ARC
|
2017-08-11 10:58:43 +00:00
|
|
|
help
|
|
|
|
This enables a simple reset controller driver for reset lines that
|
|
|
|
that can be asserted and deasserted by toggling bits in a contiguous,
|
|
|
|
exclusive register space.
|
|
|
|
|
2018-02-20 01:43:29 +00:00
|
|
|
Currently this driver supports:
|
|
|
|
- Altera SoCFPGAs
|
|
|
|
- ASPEED BMC SoCs
|
|
|
|
- RCC reset controller in STM32 MCUs
|
|
|
|
- Allwinner SoCs
|
|
|
|
- ZTE's zx2967 family
|
2019-05-10 18:45:24 +00:00
|
|
|
- Bitmain BM1880 SoC
|
2016-07-28 13:34:15 +00:00
|
|
|
|
2018-03-19 07:25:51 +00:00
|
|
|
config RESET_STM32MP157
|
|
|
|
bool "STM32MP157 Reset Driver" if COMPILE_TEST
|
|
|
|
default MACH_STM32MP157
|
|
|
|
help
|
|
|
|
This enables the RCC reset controller driver for STM32 MPUs.
|
|
|
|
|
2018-11-13 18:50:48 +00:00
|
|
|
config RESET_SOCFPGA
|
|
|
|
bool "SoCFPGA Reset Driver" if COMPILE_TEST && !ARCH_SOCFPGA
|
|
|
|
default ARCH_SOCFPGA
|
|
|
|
select RESET_SIMPLE
|
|
|
|
help
|
|
|
|
This enables the reset driver for the SoCFPGA ARMv7 platforms. This
|
|
|
|
driver gets initialized early during platform init calls.
|
|
|
|
|
2016-08-09 07:28:44 +00:00
|
|
|
config RESET_SUNXI
|
|
|
|
bool "Allwinner SoCs Reset Driver" if COMPILE_TEST && !ARCH_SUNXI
|
|
|
|
default ARCH_SUNXI
|
2017-08-11 10:58:43 +00:00
|
|
|
select RESET_SIMPLE
|
2016-08-09 07:28:44 +00:00
|
|
|
help
|
|
|
|
This enables the reset driver for Allwinner SoCs.
|
|
|
|
|
2017-05-24 18:09:30 +00:00
|
|
|
config RESET_TI_SCI
|
|
|
|
tristate "TI System Control Interface (TI-SCI) reset driver"
|
|
|
|
depends on TI_SCI_PROTOCOL
|
|
|
|
help
|
|
|
|
This enables the reset driver support over TI System Control Interface
|
|
|
|
available on some new TI's SoCs. If you wish to use reset resources
|
|
|
|
managed by the TI System Controller, say Y here. Otherwise, say N.
|
|
|
|
|
2017-05-24 03:00:12 +00:00
|
|
|
config RESET_TI_SYSCON
|
2016-06-27 17:12:17 +00:00
|
|
|
tristate "TI SYSCON Reset Driver"
|
|
|
|
depends on HAS_IOMEM
|
|
|
|
select MFD_SYSCON
|
|
|
|
help
|
|
|
|
This enables the reset driver support for TI devices with
|
|
|
|
memory-mapped reset registers as part of a syscon device node. If
|
|
|
|
you wish to use the reset framework for such memory-mapped devices,
|
|
|
|
say Y here. Otherwise, say N.
|
|
|
|
|
2016-08-02 04:18:29 +00:00
|
|
|
config RESET_UNIPHIER
|
|
|
|
tristate "Reset controller driver for UniPhier SoCs"
|
|
|
|
depends on ARCH_UNIPHIER || COMPILE_TEST
|
|
|
|
depends on OF && MFD_SYSCON
|
|
|
|
default ARCH_UNIPHIER
|
|
|
|
help
|
|
|
|
Support for reset controllers on UniPhier SoCs.
|
|
|
|
Say Y if you want to control reset signals provided by System Control
|
|
|
|
block, Media I/O block, Peripheral Block.
|
|
|
|
|
2018-11-09 01:42:05 +00:00
|
|
|
config RESET_UNIPHIER_GLUE
|
|
|
|
tristate "Reset driver in glue layer for UniPhier SoCs"
|
2018-07-10 01:14:17 +00:00
|
|
|
depends on (ARCH_UNIPHIER || COMPILE_TEST) && OF
|
|
|
|
default ARCH_UNIPHIER
|
|
|
|
select RESET_SIMPLE
|
|
|
|
help
|
2018-11-09 01:42:05 +00:00
|
|
|
Support for peripheral core reset included in its own glue layer
|
|
|
|
on UniPhier SoCs. Say Y if you want to control reset signals
|
|
|
|
provided by the glue layer.
|
2018-07-10 01:14:17 +00:00
|
|
|
|
2016-08-09 07:28:54 +00:00
|
|
|
config RESET_ZYNQ
|
|
|
|
bool "ZYNQ Reset Driver" if COMPILE_TEST
|
|
|
|
default ARCH_ZYNQ
|
|
|
|
help
|
|
|
|
This enables the reset controller driver for Xilinx Zynq SoCs.
|
|
|
|
|
2013-08-07 14:53:12 +00:00
|
|
|
source "drivers/reset/sti/Kconfig"
|
2015-11-20 02:10:05 +00:00
|
|
|
source "drivers/reset/hisilicon/Kconfig"
|
2016-08-18 13:50:09 +00:00
|
|
|
source "drivers/reset/tegra/Kconfig"
|
2016-05-03 06:29:52 +00:00
|
|
|
|
|
|
|
endif
|