2012-06-22 09:40:48 +00:00
|
|
|
/*
|
|
|
|
|
* Device Tree Source for AM33XX SoC
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
|
|
|
|
|
*
|
|
|
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
|
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
|
|
|
* kind, whether express or implied.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
|
|
|
|
|
|
/ {
|
|
|
|
|
compatible = "ti,am33xx";
|
2012-10-24 08:47:52 +00:00
|
|
|
interrupt-parent = <&intc>;
|
2012-06-22 09:40:48 +00:00
|
|
|
|
|
|
|
|
aliases {
|
|
|
|
|
serial0 = &uart1;
|
|
|
|
|
serial1 = &uart2;
|
|
|
|
|
serial2 = &uart3;
|
|
|
|
|
serial3 = &uart4;
|
|
|
|
|
serial4 = &uart5;
|
|
|
|
|
serial5 = &uart6;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
cpus {
|
|
|
|
|
cpu@0 {
|
|
|
|
|
compatible = "arm,cortex-a8";
|
2012-08-31 09:37:20 +00:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* To consider voltage drop between PMIC and SoC,
|
|
|
|
|
* tolerance value is reduced to 2% from 4% and
|
|
|
|
|
* voltage value is increased as a precaution.
|
|
|
|
|
*/
|
|
|
|
|
operating-points = <
|
|
|
|
|
/* kHz uV */
|
|
|
|
|
720000 1285000
|
|
|
|
|
600000 1225000
|
|
|
|
|
500000 1125000
|
|
|
|
|
275000 1125000
|
|
|
|
|
>;
|
|
|
|
|
voltage-tolerance = <2>; /* 2 percentage */
|
|
|
|
|
clock-latency = <300000>; /* From omap-cpufreq driver */
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* The soc node represents the soc top level view. It is uses for IPs
|
|
|
|
|
* that are not memory mapped in the MPU view or for the MPU itself.
|
|
|
|
|
*/
|
|
|
|
|
soc {
|
|
|
|
|
compatible = "ti,omap-infra";
|
|
|
|
|
mpu {
|
|
|
|
|
compatible = "ti,omap3-mpu";
|
|
|
|
|
ti,hwmods = "mpu";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-19 21:19:26 +00:00
|
|
|
am33xx_pinmux: pinmux@44e10800 {
|
|
|
|
|
compatible = "pinctrl-single";
|
|
|
|
|
reg = <0x44e10800 0x0238>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
pinctrl-single,register-width = <32>;
|
|
|
|
|
pinctrl-single,function-mask = <0x7f>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-06-22 09:40:48 +00:00
|
|
|
/*
|
|
|
|
|
* XXX: Use a flat representation of the AM33XX interconnect.
|
|
|
|
|
* The real AM33XX interconnect network is quite complex.Since
|
|
|
|
|
* that will not bring real advantage to represent that in DT
|
|
|
|
|
* for the moment, just use a fake OCP bus entry to represent
|
|
|
|
|
* the whole bus hierarchy.
|
|
|
|
|
*/
|
|
|
|
|
ocp {
|
|
|
|
|
compatible = "simple-bus";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
ranges;
|
|
|
|
|
ti,hwmods = "l3_main";
|
|
|
|
|
|
|
|
|
|
intc: interrupt-controller@48200000 {
|
|
|
|
|
compatible = "ti,omap2-intc";
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
|
ti,intc-size = <128>;
|
|
|
|
|
reg = <0x48200000 0x1000>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio1: gpio@44e07000 {
|
|
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
|
ti,hwmods = "gpio1";
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <1>;
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x44e07000 0x1000>;
|
|
|
|
|
interrupts = <96>;
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
|
2012-08-27 11:29:08 +00:00
|
|
|
gpio2: gpio@4804c000 {
|
2012-06-22 09:40:48 +00:00
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
|
ti,hwmods = "gpio2";
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <1>;
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x4804c000 0x1000>;
|
|
|
|
|
interrupts = <98>;
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
|
2012-08-27 11:29:08 +00:00
|
|
|
gpio3: gpio@481ac000 {
|
2012-06-22 09:40:48 +00:00
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
|
ti,hwmods = "gpio3";
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <1>;
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x481ac000 0x1000>;
|
|
|
|
|
interrupts = <32>;
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
|
2012-08-27 11:29:08 +00:00
|
|
|
gpio4: gpio@481ae000 {
|
2012-06-22 09:40:48 +00:00
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
|
ti,hwmods = "gpio4";
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <1>;
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x481ae000 0x1000>;
|
|
|
|
|
interrupts = <62>;
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
|
2012-08-27 11:29:08 +00:00
|
|
|
uart1: serial@44e09000 {
|
2012-06-22 09:40:48 +00:00
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
|
ti,hwmods = "uart1";
|
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x44e09000 0x2000>;
|
|
|
|
|
interrupts = <72>;
|
2012-08-15 11:23:25 +00:00
|
|
|
status = "disabled";
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
uart2: serial@48022000 {
|
|
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
|
ti,hwmods = "uart2";
|
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x48022000 0x2000>;
|
|
|
|
|
interrupts = <73>;
|
2012-08-15 11:23:25 +00:00
|
|
|
status = "disabled";
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
uart3: serial@48024000 {
|
|
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
|
ti,hwmods = "uart3";
|
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x48024000 0x2000>;
|
|
|
|
|
interrupts = <74>;
|
2012-08-15 11:23:25 +00:00
|
|
|
status = "disabled";
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
|
2012-08-27 11:29:08 +00:00
|
|
|
uart4: serial@481a6000 {
|
2012-06-22 09:40:48 +00:00
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
|
ti,hwmods = "uart4";
|
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x481a6000 0x2000>;
|
|
|
|
|
interrupts = <44>;
|
2012-08-15 11:23:25 +00:00
|
|
|
status = "disabled";
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
|
2012-08-27 11:29:08 +00:00
|
|
|
uart5: serial@481a8000 {
|
2012-06-22 09:40:48 +00:00
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
|
ti,hwmods = "uart5";
|
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x481a8000 0x2000>;
|
|
|
|
|
interrupts = <45>;
|
2012-08-15 11:23:25 +00:00
|
|
|
status = "disabled";
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
|
2012-08-27 11:29:08 +00:00
|
|
|
uart6: serial@481aa000 {
|
2012-06-22 09:40:48 +00:00
|
|
|
compatible = "ti,omap3-uart";
|
|
|
|
|
ti,hwmods = "uart6";
|
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x481aa000 0x2000>;
|
|
|
|
|
interrupts = <46>;
|
2012-08-15 11:23:25 +00:00
|
|
|
status = "disabled";
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
|
2012-08-27 11:29:08 +00:00
|
|
|
i2c1: i2c@44e0b000 {
|
2012-06-22 09:40:48 +00:00
|
|
|
compatible = "ti,omap4-i2c";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
ti,hwmods = "i2c1";
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x44e0b000 0x1000>;
|
|
|
|
|
interrupts = <70>;
|
2012-08-15 11:23:25 +00:00
|
|
|
status = "disabled";
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
|
2012-08-27 11:29:08 +00:00
|
|
|
i2c2: i2c@4802a000 {
|
2012-06-22 09:40:48 +00:00
|
|
|
compatible = "ti,omap4-i2c";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
ti,hwmods = "i2c2";
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x4802a000 0x1000>;
|
|
|
|
|
interrupts = <71>;
|
2012-08-15 11:23:25 +00:00
|
|
|
status = "disabled";
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
|
2012-08-27 11:29:08 +00:00
|
|
|
i2c3: i2c@4819c000 {
|
2012-06-22 09:40:48 +00:00
|
|
|
compatible = "ti,omap4-i2c";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
ti,hwmods = "i2c3";
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x4819c000 0x1000>;
|
|
|
|
|
interrupts = <30>;
|
2012-08-15 11:23:25 +00:00
|
|
|
status = "disabled";
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
2012-07-04 12:30:37 +00:00
|
|
|
|
|
|
|
|
wdt2: wdt@44e35000 {
|
|
|
|
|
compatible = "ti,omap3-wdt";
|
|
|
|
|
ti,hwmods = "wd_timer2";
|
2012-08-27 11:51:01 +00:00
|
|
|
reg = <0x44e35000 0x1000>;
|
|
|
|
|
interrupts = <91>;
|
2012-07-04 12:30:37 +00:00
|
|
|
};
|
2012-09-19 21:19:27 +00:00
|
|
|
|
|
|
|
|
dcan0: d_can@481cc000 {
|
|
|
|
|
compatible = "bosch,d_can";
|
|
|
|
|
ti,hwmods = "d_can0";
|
|
|
|
|
reg = <0x481cc000 0x2000>;
|
|
|
|
|
interrupts = <52>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
dcan1: d_can@481d0000 {
|
|
|
|
|
compatible = "bosch,d_can";
|
|
|
|
|
ti,hwmods = "d_can1";
|
|
|
|
|
reg = <0x481d0000 0x2000>;
|
|
|
|
|
interrupts = <55>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2012-10-19 14:59:00 +00:00
|
|
|
|
|
|
|
|
timer1: timer@44e31000 {
|
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
|
reg = <0x44e31000 0x400>;
|
|
|
|
|
interrupts = <67>;
|
|
|
|
|
ti,hwmods = "timer1";
|
|
|
|
|
ti,timer-alwon;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer2: timer@48040000 {
|
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
|
reg = <0x48040000 0x400>;
|
|
|
|
|
interrupts = <68>;
|
|
|
|
|
ti,hwmods = "timer2";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer3: timer@48042000 {
|
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
|
reg = <0x48042000 0x400>;
|
|
|
|
|
interrupts = <69>;
|
|
|
|
|
ti,hwmods = "timer3";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer4: timer@48044000 {
|
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
|
reg = <0x48044000 0x400>;
|
|
|
|
|
interrupts = <92>;
|
|
|
|
|
ti,hwmods = "timer4";
|
|
|
|
|
ti,timer-pwm;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer5: timer@48046000 {
|
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
|
reg = <0x48046000 0x400>;
|
|
|
|
|
interrupts = <93>;
|
|
|
|
|
ti,hwmods = "timer5";
|
|
|
|
|
ti,timer-pwm;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer6: timer@48048000 {
|
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
|
reg = <0x48048000 0x400>;
|
|
|
|
|
interrupts = <94>;
|
|
|
|
|
ti,hwmods = "timer6";
|
|
|
|
|
ti,timer-pwm;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer7: timer@4804a000 {
|
|
|
|
|
compatible = "ti,omap2-timer";
|
|
|
|
|
reg = <0x4804a000 0x400>;
|
|
|
|
|
interrupts = <95>;
|
|
|
|
|
ti,hwmods = "timer7";
|
|
|
|
|
ti,timer-pwm;
|
|
|
|
|
};
|
2012-10-30 09:34:01 +00:00
|
|
|
|
|
|
|
|
rtc@44e3e000 {
|
|
|
|
|
compatible = "ti,da830-rtc";
|
|
|
|
|
reg = <0x44e3e000 0x1000>;
|
|
|
|
|
interrupts = <75
|
|
|
|
|
76>;
|
|
|
|
|
ti,hwmods = "rtc";
|
|
|
|
|
};
|
2012-10-31 10:51:09 +00:00
|
|
|
|
|
|
|
|
spi0: spi@48030000 {
|
|
|
|
|
compatible = "ti,omap4-mcspi";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
reg = <0x48030000 0x400>;
|
|
|
|
|
interrupt = <65>;
|
|
|
|
|
ti,spi-num-cs = <2>;
|
|
|
|
|
ti,hwmods = "spi0";
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
spi1: spi@481a0000 {
|
|
|
|
|
compatible = "ti,omap4-mcspi";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
reg = <0x481a0000 0x400>;
|
|
|
|
|
interrupt = <125>;
|
|
|
|
|
ti,spi-num-cs = <2>;
|
|
|
|
|
ti,hwmods = "spi1";
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2012-11-06 14:29:38 +00:00
|
|
|
|
|
|
|
|
usb@47400000 {
|
|
|
|
|
compatible = "ti,musb-am33xx";
|
|
|
|
|
reg = <0x47400000 0x1000 /* usbss */
|
|
|
|
|
0x47401000 0x800 /* musb instance 0 */
|
|
|
|
|
0x47401800 0x800>; /* musb instance 1 */
|
|
|
|
|
interrupts = <17 /* usbss */
|
|
|
|
|
18 /* musb instance 0 */
|
|
|
|
|
19>; /* musb instance 1 */
|
|
|
|
|
multipoint = <1>;
|
|
|
|
|
num-eps = <16>;
|
|
|
|
|
ram-bits = <12>;
|
|
|
|
|
port0-mode = <3>;
|
|
|
|
|
port1-mode = <3>;
|
|
|
|
|
power = <250>;
|
|
|
|
|
ti,hwmods = "usb_otg_hs";
|
|
|
|
|
};
|
Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net-next
Pull networking changes from David Miller:
1) Allow to dump, monitor, and change the bridge multicast database
using netlink. From Cong Wang.
2) RFC 5961 TCP blind data injection attack mitigation, from Eric
Dumazet.
3) Networking user namespace support from Eric W. Biederman.
4) tuntap/virtio-net multiqueue support by Jason Wang.
5) Support for checksum offload of encapsulated packets (basically,
tunneled traffic can still be checksummed by HW). From Joseph
Gasparakis.
6) Allow BPF filter access to VLAN tags, from Eric Dumazet and
Daniel Borkmann.
7) Bridge port parameters over netlink and BPDU blocking support
from Stephen Hemminger.
8) Improve data access patterns during inet socket demux by rearranging
socket layout, from Eric Dumazet.
9) TIPC protocol updates and cleanups from Ying Xue, Paul Gortmaker, and
Jon Maloy.
10) Update TCP socket hash sizing to be more in line with current day
realities. The existing heurstics were choosen a decade ago.
From Eric Dumazet.
11) Fix races, queue bloat, and excessive wakeups in ATM and
associated drivers, from Krzysztof Mazur and David Woodhouse.
12) Support DOVE (Distributed Overlay Virtual Ethernet) extensions
in VXLAN driver, from David Stevens.
13) Add "oops_only" mode to netconsole, from Amerigo Wang.
14) Support set and query of VEB/VEPA bridge mode via PF_BRIDGE, also
allow DCB netlink to work on namespaces other than the initial
namespace. From John Fastabend.
15) Support PTP in the Tigon3 driver, from Matt Carlson.
16) tun/vhost zero copy fixes and improvements, plus turn it on
by default, from Michael S. Tsirkin.
17) Support per-association statistics in SCTP, from Michele
Baldessari.
And many, many, driver updates, cleanups, and improvements. Too
numerous to mention individually.
* git://git.kernel.org/pub/scm/linux/kernel/git/davem/net-next: (1722 commits)
net/mlx4_en: Add support for destination MAC in steering rules
net/mlx4_en: Use generic etherdevice.h functions.
net: ethtool: Add destination MAC address to flow steering API
bridge: add support of adding and deleting mdb entries
bridge: notify mdb changes via netlink
ndisc: Unexport ndisc_{build,send}_skb().
uapi: add missing netconf.h to export list
pkt_sched: avoid requeues if possible
solos-pci: fix double-free of TX skb in DMA mode
bnx2: Fix accidental reversions.
bna: Driver Version Updated to 3.1.2.1
bna: Firmware update
bna: Add RX State
bna: Rx Page Based Allocation
bna: TX Intr Coalescing Fix
bna: Tx and Rx Optimizations
bna: Code Cleanup and Enhancements
ath9k: check pdata variable before dereferencing it
ath5k: RX timestamp is reported at end of frame
ath9k_htc: RX timestamp is reported at end of frame
...
2012-12-13 02:07:07 +00:00
|
|
|
|
2012-11-14 09:08:00 +00:00
|
|
|
mac: ethernet@4a100000 {
|
|
|
|
|
compatible = "ti,cpsw";
|
|
|
|
|
ti,hwmods = "cpgmac0";
|
|
|
|
|
cpdma_channels = <8>;
|
|
|
|
|
ale_entries = <1024>;
|
|
|
|
|
bd_ram_size = <0x2000>;
|
|
|
|
|
no_bd_ram = <0>;
|
|
|
|
|
rx_descs = <64>;
|
|
|
|
|
mac_control = <0x20>;
|
|
|
|
|
slaves = <2>;
|
|
|
|
|
cpts_active_slave = <0>;
|
|
|
|
|
cpts_clock_mult = <0x80000000>;
|
|
|
|
|
cpts_clock_shift = <29>;
|
|
|
|
|
reg = <0x4a100000 0x800
|
|
|
|
|
0x4a101200 0x100>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
/*
|
|
|
|
|
* c0_rx_thresh_pend
|
|
|
|
|
* c0_rx_pend
|
|
|
|
|
* c0_tx_pend
|
|
|
|
|
* c0_misc_pend
|
|
|
|
|
*/
|
|
|
|
|
interrupts = <40 41 42 43>;
|
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
|
|
davinci_mdio: mdio@4a101000 {
|
|
|
|
|
compatible = "ti,davinci_mdio";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
ti,hwmods = "davinci_mdio";
|
|
|
|
|
bus_freq = <1000000>;
|
|
|
|
|
reg = <0x4a101000 0x100>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
cpsw_emac0: slave@4a100200 {
|
|
|
|
|
/* Filled in by U-Boot */
|
|
|
|
|
mac-address = [ 00 00 00 00 00 00 ];
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
cpsw_emac1: slave@4a100300 {
|
|
|
|
|
/* Filled in by U-Boot */
|
|
|
|
|
mac-address = [ 00 00 00 00 00 00 ];
|
|
|
|
|
};
|
|
|
|
|
};
|
2013-01-29 11:15:07 +00:00
|
|
|
|
|
|
|
|
ocmcram: ocmcram@40300000 {
|
|
|
|
|
compatible = "ti,am3352-ocmcram";
|
|
|
|
|
reg = <0x40300000 0x10000>;
|
|
|
|
|
ti,hwmods = "ocmcram";
|
|
|
|
|
ti,no_idle_on_suspend;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
wkup_m3: wkup_m3@44d00000 {
|
|
|
|
|
compatible = "ti,am3353-wkup-m3";
|
|
|
|
|
reg = <0x44d00000 0x4000 /* M3 UMEM */
|
|
|
|
|
0x44d80000 0x2000>; /* M3 DMEM */
|
|
|
|
|
ti,hwmods = "wkup_m3";
|
|
|
|
|
};
|
2012-06-22 09:40:48 +00:00
|
|
|
};
|
|
|
|
|
};
|
