2017-08-21 03:36:52 +00:00
|
|
|
* MediaTek's I2C controller
|
2015-05-21 08:53:28 +00:00
|
|
|
|
2017-08-21 03:36:52 +00:00
|
|
|
The MediaTek's I2C controller is used to interface with I2C devices.
|
2015-05-21 08:53:28 +00:00
|
|
|
|
|
|
|
|
Required properties:
|
|
|
|
|
- compatible: value should be either of the following.
|
2017-08-21 03:36:52 +00:00
|
|
|
"mediatek,mt2701-i2c", "mediatek,mt6577-i2c": for MediaTek MT2701
|
2017-12-19 06:51:01 +00:00
|
|
|
"mediatek,mt2712-i2c": for MediaTek MT2712
|
2017-08-21 03:36:52 +00:00
|
|
|
"mediatek,mt6577-i2c": for MediaTek MT6577
|
|
|
|
|
"mediatek,mt6589-i2c": for MediaTek MT6589
|
2020-02-22 16:24:41 +00:00
|
|
|
"mediatek,mt6797-i2c", "mediatek,mt6577-i2c": for MediaTek MT6797
|
2017-08-21 03:36:53 +00:00
|
|
|
"mediatek,mt7622-i2c": for MediaTek MT7622
|
2017-08-21 03:36:52 +00:00
|
|
|
"mediatek,mt7623-i2c", "mediatek,mt6577-i2c": for MediaTek MT7623
|
2019-01-21 07:59:29 +00:00
|
|
|
"mediatek,mt7629-i2c", "mediatek,mt2712-i2c": for MediaTek MT7629
|
2017-08-21 03:36:52 +00:00
|
|
|
"mediatek,mt8173-i2c": for MediaTek MT8173
|
2019-04-02 12:35:56 +00:00
|
|
|
"mediatek,mt8183-i2c": for MediaTek MT8183
|
2020-08-05 10:52:21 +00:00
|
|
|
"mediatek,mt8192-i2c": for MediaTek MT8192
|
2019-03-23 21:16:10 +00:00
|
|
|
"mediatek,mt8516-i2c", "mediatek,mt2712-i2c": for MediaTek MT8516
|
2015-05-21 08:53:28 +00:00
|
|
|
- reg: physical base address of the controller and dma base, length of memory
|
|
|
|
|
mapped region.
|
|
|
|
|
- interrupts: interrupt number to the cpu.
|
|
|
|
|
- clock-div: the fixed value for frequency divider of clock source in i2c
|
|
|
|
|
module. Each IC may be different.
|
|
|
|
|
- clocks: clock name from clock manager
|
2019-04-02 12:35:56 +00:00
|
|
|
- clock-names: Must include "main" and "dma", "arb" is for multi-master that
|
|
|
|
|
one bus has more than two i2c controllers, if enable have-pmic need include
|
2015-05-21 08:53:28 +00:00
|
|
|
"pmic" extra.
|
|
|
|
|
|
|
|
|
|
Optional properties:
|
|
|
|
|
- clock-frequency: Frequency in Hz of the bus when transfer, the default value
|
|
|
|
|
is 100000.
|
|
|
|
|
- mediatek,have-pmic: platform can control i2c form special pmic side.
|
|
|
|
|
Only mt6589 and mt8135 support this feature.
|
|
|
|
|
- mediatek,use-push-pull: IO config use push-pull mode.
|
2021-05-27 07:55:54 +00:00
|
|
|
- vbus-supply: phandle to the regulator that provides power to SCL/SDA.
|
2015-05-21 08:53:28 +00:00
|
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
|
|
i2c0: i2c@1100d000 {
|
|
|
|
|
compatible = "mediatek,mt6577-i2c";
|
|
|
|
|
reg = <0x1100d000 0x70>,
|
|
|
|
|
<0x11000300 0x80>;
|
|
|
|
|
interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_LOW>;
|
|
|
|
|
clock-frequency = <400000>;
|
|
|
|
|
mediatek,have-pmic;
|
|
|
|
|
clock-div = <16>;
|
|
|
|
|
clocks = <&i2c0_ck>, <&ap_dma_ck>;
|
|
|
|
|
clock-names = "main", "dma";
|
|
|
|
|
};
|
|
|
|
|
|
