Shinya Kuribayashi 188e94c370 cpu/mips/cpu.c: Fix flush_cache bug ...

Cache operations have to take line address (addr), not start_addr.
I noticed this bug when debugging ping failure.

Signed-off-by: Shinya Kuribayashi <shinya.kuribayashi@necel.com>

2008-04-17 14:54:23 -07:00

..

74xx_7xx

…

arm720t

…

arm920t

use correct at91rm9200 register name

2008-03-30 15:38:05 +02:00

arm925t

…

arm926ejs

Revert merge of git://www.denx.de/git/u-boot-arm, commit 62479b18:

2008-04-11 15:11:26 +02:00

arm946es

…

arm1136

core support for Freescale mx31

2008-04-13 14:20:47 -07:00

arm_intcm

…

at32ap

…

blackfin

Blackfin: unify cpu and boot modes

2008-03-30 15:50:19 -04:00

i386

…

ixp

…

leon2

Coding Style cleanup; update CHANGELOG

2008-04-13 09:59:26 -07:00

leon3

Coding Style cleanup; update CHANGELOG

2008-04-13 09:59:26 -07:00

lh7a40x

…

mcf52x2

Coding Style cleanup; update CHANGELOG

2008-04-13 09:59:26 -07:00

mcf523x

ColdFire: Fix alignment issue after CONFIG_IDENT_STRING in start.S

2008-03-31 15:10:32 -06:00

mcf532x

ColdFire: Fix alignment issue after CONFIG_IDENT_STRING in start.S

2008-03-31 15:10:32 -06:00

mcf547x_8x

ColdFire: Fix alignment issue after CONFIG_IDENT_STRING in start.S

2008-03-31 15:10:32 -06:00

mcf5227x

ColdFire: Fix alignment issue after CONFIG_IDENT_STRING in start.S

2008-03-31 15:10:32 -06:00

mcf5445x

ColdFire: Fix alignment issue after CONFIG_IDENT_STRING in start.S

2008-03-31 15:10:32 -06:00

microblaze

…

mips

cpu/mips/cpu.c: Fix flush_cache bug

2008-04-17 14:54:23 -07:00

mpc5xx

…

mpc5xxx

…

mpc8xx

MPC8xx: Fix libfdt support introduced in commit 77ff7b74

2008-04-02 11:07:20 -04:00

mpc83xx

mpc83xx: Update DIMM data bus width test to support 40-bit width

2008-04-11 17:46:18 -05:00

mpc85xx

85xx: Fix detection of MP cpu spin up

2008-04-11 17:32:56 -05:00

mpc86xx

…

mpc512x

…

mpc824x

…

mpc8220

…

mpc8260

…

nios

…

nios2

…

ppc4xx

ppc4xx: Fix 4xx enet driver to support 460GT EMAC2+3

2008-04-03 14:50:34 +02:00

pxa

…

s3c44b0

…

sa1100

…

sh3

…

sh4

…