Tom Rini
cbe607b920
Merge tag 'xilinx-for-v2021.04-rc3' of https://gitlab.denx.de/u-boot/custodians/u-boot-microblaze
...
Xilinx changes for v2021.04-rc3
qspi:
- Support for dual/quad mode
- Fix speed handling
clk:
- Add clock enable function for zynq/zynqmp/versal
gem:
- Enable clock for Versal
- Fix error path
- Fix mdio deregistration path
fpga:
- Fix buffer alignment for ZynqMP
xilinx:
- Fix reset reason clearing in ZynqMP
- Show silicon version in SPL for Zynq/ZynqMP
- Fix DTB selection for ZynqMP
- Rename zc1275 to zcu1275 to match DT name
2021-02-23 10:45:55 -05:00
..
2020-12-18 20:32:21 -07:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-01-05 12:24:40 -07:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-01-05 22:34:43 -05:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-02-15 10:16:45 -05:00
2021-01-05 12:24:41 -07:00
2021-01-05 12:24:41 -07:00
2021-01-29 10:35:14 -05:00
2021-01-29 10:35:14 -05:00
2021-01-24 21:39:26 +01:00
2021-01-29 10:35:14 -05:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-01-05 12:26:35 -07:00
2021-01-23 13:40:29 +01:00
2020-12-18 20:32:21 -07:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-01-05 12:26:35 -07:00
2020-12-22 20:39:26 -07:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-01-13 09:52:58 +01:00
2021-01-13 09:52:58 +01:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-01-05 12:24:40 -07:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2020-12-18 20:32:21 -07:00
2021-02-23 10:45:55 -05:00
2021-02-23 10:45:55 -05:00
2021-02-23 10:45:55 -05:00