c25ca9060a
These platforms do not currently enable NAND, remove these references. Cc: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Tom Rini <trini@konsulko.com>
52 lines
1.2 KiB
C
52 lines
1.2 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2017 Rockchip Electronics Co., Ltd
|
|
*/
|
|
|
|
#ifndef __CONFIG_RK3308_COMMON_H
|
|
#define __CONFIG_RK3308_COMMON_H
|
|
|
|
#include "rockchip-common.h"
|
|
|
|
#define CONFIG_SYS_CBSIZE 1024
|
|
#define CONFIG_SPL_MAX_SIZE 0x20000
|
|
#define CONFIG_SPL_BSS_START_ADDR 0x00400000
|
|
#define CONFIG_SPL_BSS_MAX_SIZE 0x2000
|
|
#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8000
|
|
|
|
#define CONFIG_SYS_NS16550_MEM32
|
|
|
|
#define CONFIG_ROCKCHIP_STIMER_BASE 0xff1b00a0
|
|
#define CONFIG_IRAM_BASE 0xfff80000
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x00800000
|
|
#define CONFIG_SPL_STACK 0x00400000
|
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* 64M */
|
|
|
|
#define COUNTER_FREQUENCY 24000000
|
|
|
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* 64M */
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0
|
|
#define SDRAM_MAX_SIZE 0xff000000
|
|
#define SDRAM_BANK_SIZE (2UL << 30)
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
|
|
#define ENV_MEM_LAYOUT_SETTINGS \
|
|
"scriptaddr=0x00500000\0" \
|
|
"pxefile_addr_r=0x00600000\0" \
|
|
"fdt_addr_r=0x02800000\0" \
|
|
"kernel_addr_r=0x00680000\0" \
|
|
"ramdisk_addr_r=0x04000000\0"
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
ENV_MEM_LAYOUT_SETTINGS \
|
|
"partitions=" PARTS_DEFAULT \
|
|
ROCKCHIP_DEVICE_SETTINGS \
|
|
BOOTENV
|
|
|
|
#endif
|
|
|
|
#endif
|