d9feb83505
This converts the following to Kconfig: CONFIG_POWER_FSL CONFIG_POWER_FSL_MC13892 CONFIG_POWER_HI6553 CONFIG_POWER_LTC3676 CONFIG_POWER_PFUZE100 CONFIG_POWER_PFUZE3000 CONFIG_POWER_SPI CONFIG_POWER_TPS65090_EC CONFIG_POWER_TPS65218 CONFIG_POWER_TPS65910 Signed-off-by: Tom Rini <trini@konsulko.com>
29 lines
699 B
C
29 lines
699 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2014 Samsung Electronics
|
|
*
|
|
* Configuration settings for the SAMSUNG/GOOGLE PEACH-PI board.
|
|
*/
|
|
|
|
#ifndef __CONFIG_PEACH_PI_H
|
|
#define __CONFIG_PEACH_PI_H
|
|
|
|
#define MEM_LAYOUT_ENV_SETTINGS \
|
|
"bootm_size=0x10000000\0" \
|
|
"kernel_addr_r=0x22000000\0" \
|
|
"fdt_addr_r=0x23000000\0" \
|
|
"ramdisk_addr_r=0x23300000\0" \
|
|
"scriptaddr=0x30000000\0" \
|
|
"pxefile_addr_r=0x31000000\0"
|
|
|
|
#include <configs/exynos5420-common.h>
|
|
#include <configs/exynos5-dt-common.h>
|
|
#include <configs/exynos5-common.h>
|
|
|
|
#define CFG_SYS_SDRAM_BASE 0x20000000
|
|
|
|
/* DRAM Memory Banks */
|
|
#define SDRAM_BANK_SIZE (512UL << 20UL) /* 512 MB */
|
|
|
|
#endif /* __CONFIG_PEACH_PI_H */
|