e2f95e3a6a
Change core clock to 1.2GHz in the configurations for SD and NAND boot. Signed-off-by: Yuan Yao <yao.yuan@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
15 lines
411 B
INI
15 lines
411 B
INI
#PBL preamble and RCW header
|
|
aa55aa55 01ee0100
|
|
|
|
#enable IFC, disable QSPI and DSPI
|
|
#0608000c 00000000 00000000 00000000
|
|
#60000000 00407900 60040a00 21046000
|
|
#00000000 00000000 00000000 00038000
|
|
#00000000 001b7200 00000000 00000000
|
|
|
|
#disable IFC, enable QSPI and DSPI
|
|
0608000c 00000000 00000000 00000000
|
|
60000000 00407900 60040a00 21046000
|
|
00000000 00000000 00000000 00038000
|
|
20024800 001b7200 00000000 00000000
|