01a97a11db
There are currently many places that define the list of all Tegra GPIOs; the DT binding header and custom Tegra-specific header file gpio.h. Fix the redundancy by replacing everything with the DT binding header file. Signed-off-by: Stephen Warren <swarren@nvidia.com> Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Warren <twarren@nvidia.com>
50 lines
1.2 KiB
C
50 lines
1.2 KiB
C
/*
|
|
* (C) Copyright 2010,2011
|
|
* NVIDIA Corporation <www.nvidia.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/tegra.h>
|
|
#include <asm/arch-tegra/board.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/funcmux.h>
|
|
#include <asm/arch/gpio.h>
|
|
#include <asm/arch/pinmux.h>
|
|
#include <asm/gpio.h>
|
|
|
|
/* TODO: Remove this code when the SPI switch is working */
|
|
#if (CONFIG_MACH_TYPE != MACH_TYPE_VENTANA)
|
|
void gpio_early_init_uart(void)
|
|
{
|
|
/* Enable UART via GPIO_PI3 (port 8, bit 3) so serial console works */
|
|
gpio_request(TEGRA_GPIO(I, 3), "uart_en");
|
|
gpio_direction_output(TEGRA_GPIO(I, 3), 0);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_TEGRA_MMC
|
|
/*
|
|
* Routine: pin_mux_mmc
|
|
* Description: setup the pin muxes/tristate values for the SDMMC(s)
|
|
*/
|
|
void pin_mux_mmc(void)
|
|
{
|
|
funcmux_select(PERIPH_ID_SDMMC4, FUNCMUX_SDMMC4_ATB_GMA_GME_8_BIT);
|
|
funcmux_select(PERIPH_ID_SDMMC3, FUNCMUX_SDMMC3_SDB_4BIT);
|
|
|
|
/* For power GPIO PI6 */
|
|
pinmux_tristate_disable(PMUX_PINGRP_ATA);
|
|
/* For CD GPIO PI5 */
|
|
pinmux_tristate_disable(PMUX_PINGRP_ATC);
|
|
}
|
|
#endif
|
|
|
|
void pin_mux_usb(void)
|
|
{
|
|
/* For USB's GPIO PD0. For now, since we have no pinmux in fdt */
|
|
pinmux_tristate_disable(PMUX_PINGRP_SLXK);
|
|
}
|