The LS1043ARDB rev v7.0 board replaces the AQR105 PHY on MAC9 with an AQR113C PHY. The address of the PHY on the MDIO bus changes from 0x1 to 0x8. Enable CONFIG_OF_BOARD_FIXUP and update both u-boot and Linux device trees to reflect this change. Signed-off-by: Camelia Groza <camelia.groza@nxp.com>
124 lines
3.7 KiB
Plaintext
124 lines
3.7 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_COUNTER_FREQUENCY=25000000
|
|
CONFIG_TARGET_LS1043ARDB=y
|
|
CONFIG_SYS_TEXT_BASE=0x82000000
|
|
CONFIG_SYS_MALLOC_LEN=0x102000
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
CONFIG_NR_DRAM_BANKS=2
|
|
CONFIG_ENV_SIZE=0x2000
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1043a-rdb"
|
|
CONFIG_SPL_TEXT_BASE=0x10000000
|
|
CONFIG_FSL_LS_PPA=y
|
|
CONFIG_SPL_MMC=y
|
|
CONFIG_SPL_SERIAL=y
|
|
CONFIG_SPL_DRIVERS_MISC=y
|
|
CONFIG_SPL=y
|
|
CONFIG_OF_BOARD_FIXUP=y
|
|
CONFIG_NXP_ESBC=y
|
|
CONFIG_LAYERSCAPE_NS_ACCESS=y
|
|
CONFIG_PCIE1=y
|
|
CONFIG_PCIE2=y
|
|
CONFIG_PCIE3=y
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
|
|
CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x1000fff0
|
|
CONFIG_REMAKE_ELF=y
|
|
CONFIG_MP=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_RAMBOOT_PBL=y
|
|
CONFIG_SYS_FSL_PBL_PBI="board/freescale/ls1043ardb/ls1043ardb_pbi.cfg"
|
|
CONFIG_SYS_FSL_PBL_RCW="board/freescale/ls1043ardb/ls1043ardb_rcw_sd.cfg"
|
|
CONFIG_SD_BOOT=y
|
|
CONFIG_BOOTDELAY=10
|
|
CONFIG_USE_BOOTARGS=y
|
|
CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:1m(nand_uboot),1m(nand_uboot_env),20m(nand_fit);spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
|
|
CONFIG_BOOTCOMMAND="run distro_bootcmd; run sd_bootcmd; env exists secureboot && esbc_halt;"
|
|
CONFIG_MISC_INIT_R=y
|
|
CONFIG_SPL_MAX_SIZE=0x17000
|
|
CONFIG_SPL_PAD_TO=0x1d000
|
|
CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
|
|
CONFIG_SPL_BSS_START_ADDR=0x8f000000
|
|
CONFIG_SPL_BSS_MAX_SIZE=0x80000
|
|
CONFIG_SPL_FSL_PBL=y
|
|
# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
|
|
CONFIG_SPL_STACK=0x1001e000
|
|
CONFIG_SYS_SPL_MALLOC=y
|
|
CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
|
|
CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x110
|
|
CONFIG_SPL_ENV_SUPPORT=y
|
|
CONFIG_SPL_MPC8XXX_INIT_DDR=y
|
|
CONFIG_SPL_WATCHDOG=y
|
|
CONFIG_SYS_MAXARGS=64
|
|
CONFIG_SYS_PBSIZE=532
|
|
CONFIG_CMD_IMLS=y
|
|
CONFIG_CMD_SPL=y
|
|
CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
|
|
CONFIG_CMD_DM=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_GPT=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_NAND=y
|
|
CONFIG_CMD_USB=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_MTDPARTS_DEFAULT="mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:1m(nand_uboot),1m(nand_uboot_env),20m(nand_fit);spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
|
|
# CONFIG_SPL_EFI_PARTITION is not set
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
|
CONFIG_USE_ETHPRIME=y
|
|
CONFIG_ETHPRIME="FM1@DTSEC3"
|
|
CONFIG_DM=y
|
|
CONFIG_SPL_DM=y
|
|
# CONFIG_SPL_BLK is not set
|
|
CONFIG_MPC8XXX_GPIO=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
|
|
CONFIG_SYS_FSL_SEC_MON_BE=y
|
|
CONFIG_SYS_I2C_EEPROM_ADDR=0x53
|
|
# CONFIG_SPL_DM_MMC is not set
|
|
CONFIG_FSL_ESDHC=y
|
|
CONFIG_MTD=y
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS=y
|
|
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
|
|
CONFIG_SYS_FLASH_EMPTY_INFO=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_SYS_FLASH_QUIET_TEST=y
|
|
CONFIG_SYS_MAX_FLASH_SECT=1024
|
|
CONFIG_MTD_RAW_NAND=y
|
|
CONFIG_NAND_FSL_IFC=y
|
|
CONFIG_SYS_NAND_ONFI_DETECTION=y
|
|
CONFIG_SF_DEFAULT_BUS=1
|
|
CONFIG_SPI_FLASH_EON=y
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
CONFIG_SPI_FLASH_SST=y
|
|
CONFIG_PHYLIB=y
|
|
CONFIG_PHY_REALTEK=y
|
|
CONFIG_PHY_VITESSE=y
|
|
CONFIG_DM_ETH=y
|
|
CONFIG_DM_MDIO=y
|
|
CONFIG_PHY_GIGE=y
|
|
CONFIG_E1000=y
|
|
CONFIG_FMAN_ENET=y
|
|
CONFIG_SYS_FMAN_FW_ADDR=0x900000
|
|
CONFIG_PCI=y
|
|
CONFIG_PCIE_LAYERSCAPE_RC=y
|
|
CONFIG_SYS_QE_FW_ADDR=0x940000
|
|
CONFIG_SYS_QE_FMAN_FW_IN_MMC=y
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_SPI=y
|
|
CONFIG_DM_SPI=y
|
|
CONFIG_USB=y
|
|
CONFIG_USB_XHCI_HCD=y
|
|
CONFIG_USB_XHCI_DWC3=y
|
|
# CONFIG_SPL_USE_TINY_PRINTF is not set
|
|
CONFIG_RSA=y
|
|
CONFIG_SPL_RSA=y
|
|
CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
|