6af1a2eeee
The A33-OLinuXino defconfig was using the default CONS_INDEX value for
A33, which actually points to the R_UART, which is routed to the GPIO
header without proper pull-ups or diodes. The board has a separate
header for UART0, which are routed to pins PB0 and PB1. This header
is properly marked and is likely the first pins any user would try
to get a console.
Fix CONS_INDEX in the defconfig so the console appears on UART0.
Fixes: ca5c37026b ("sunxi: Add support for A33-OLinuXino board")
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Reviewed-by: Jagan Teki <jagan@openedev.com>
28 lines
859 B
Plaintext
28 lines
859 B
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ARCH_SUNXI=y
|
|
CONFIG_CONS_INDEX=1
|
|
CONFIG_MACH_SUN8I_A33=y
|
|
CONFIG_DRAM_CLK=432
|
|
CONFIG_DRAM_ZQ=15291
|
|
CONFIG_DRAM_ODT_EN=y
|
|
CONFIG_MMC0_CD_PIN="PB4"
|
|
CONFIG_USB0_VBUS_PIN="AXP0-VBUS-ENABLE"
|
|
CONFIG_USB0_VBUS_DET="AXP0-VBUS-DETECT"
|
|
CONFIG_USB0_ID_DET="PB3"
|
|
CONFIG_AXP_GPIO=y
|
|
CONFIG_VIDEO_LCD_MODE="x:800,y:480,depth:18,pclk_khz:33000,le:16,ri:209,up:22,lo:22,hs:30,vs:1,sync:3,vmode:0"
|
|
CONFIG_VIDEO_LCD_DCLK_PHASE=0
|
|
CONFIG_VIDEO_LCD_BL_EN="PB2"
|
|
CONFIG_VIDEO_LCD_BL_PWM="PH0"
|
|
CONFIG_DEFAULT_DEVICE_TREE="sun8i-a33-olinuxino"
|
|
# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
|
|
CONFIG_SPL=y
|
|
# CONFIG_CMD_FLASH is not set
|
|
# CONFIG_CMD_FPGA is not set
|
|
# CONFIG_SPL_DOS_PARTITION is not set
|
|
# CONFIG_SPL_ISO_PARTITION is not set
|
|
# CONFIG_SPL_EFI_PARTITION is not set
|
|
CONFIG_AXP_DCDC1_VOLT=3300
|
|
CONFIG_USB_MUSB_HOST=y
|
|
CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE=y
|