111ec4c652
This patch enable the MCI support for at91sam9rlek board. Signed-off-by: Josh Wu <josh.wu@atmel.com> [rebase on ToT] Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
121 lines
3.2 KiB
C
121 lines
3.2 KiB
C
/*
|
|
* (C) Copyright 2007-2008
|
|
* Stelian Pop <stelian@popies.net>
|
|
* Lead Tech Design <www.leadtechdesign.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/at91_common.h>
|
|
#include <asm/arch/at91_pmc.h>
|
|
#include <asm/arch/gpio.h>
|
|
|
|
/*
|
|
* if CONFIG_AT91_GPIO_PULLUP ist set, keep pullups on on all
|
|
* peripheral pins. Good to have if hardware is soldered optionally
|
|
* or in case of SPI no slave is selected. Avoid lines to float
|
|
* needlessly. Use a short local PUP define.
|
|
*
|
|
* Due to errata "TXD floats when CTS is inactive" pullups are always
|
|
* on for TXD pins.
|
|
*/
|
|
#ifdef CONFIG_AT91_GPIO_PULLUP
|
|
# define PUP CONFIG_AT91_GPIO_PULLUP
|
|
#else
|
|
# define PUP 0
|
|
#endif
|
|
|
|
void at91_serial0_hw_init(void)
|
|
{
|
|
at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC;
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTA, 6, 1); /* TXD0 */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 7, PUP); /* RXD0 */
|
|
writel(1 << ATMEL_ID_USART0, &pmc->pcer);
|
|
}
|
|
|
|
void at91_serial1_hw_init(void)
|
|
{
|
|
at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC;
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTA, 11, 1); /* TXD1 */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 12, PUP); /* RXD1 */
|
|
writel(1 << ATMEL_ID_USART1, &pmc->pcer);
|
|
}
|
|
|
|
void at91_serial2_hw_init(void)
|
|
{
|
|
at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC;
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTA, 13, 1); /* TXD2 */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 14, PUP); /* RXD2 */
|
|
writel(1 << ATMEL_ID_USART2, &pmc->pcer);
|
|
}
|
|
|
|
void at91_seriald_hw_init(void)
|
|
{
|
|
at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC;
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTA, 21, PUP); /* DRXD */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 22, 1); /* DTXD */
|
|
writel(1 << ATMEL_ID_SYS, &pmc->pcer);
|
|
}
|
|
|
|
#if defined(CONFIG_HAS_DATAFLASH) || defined(CONFIG_ATMEL_SPI)
|
|
void at91_spi0_hw_init(unsigned long cs_mask)
|
|
{
|
|
at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC;
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTA, 25, PUP); /* SPI0_MISO */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 26, PUP); /* SPI0_MOSI */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 27, PUP); /* SPI0_SPCK */
|
|
|
|
/* Enable clock */
|
|
writel(1 << ATMEL_ID_SPI, &pmc->pcer);
|
|
|
|
if (cs_mask & (1 << 0)) {
|
|
at91_set_a_periph(AT91_PIO_PORTA, 28, 1);
|
|
}
|
|
if (cs_mask & (1 << 1)) {
|
|
at91_set_b_periph(AT91_PIO_PORTB, 7, 1);
|
|
}
|
|
if (cs_mask & (1 << 2)) {
|
|
at91_set_a_periph(AT91_PIO_PORTD, 8, 1);
|
|
}
|
|
if (cs_mask & (1 << 3)) {
|
|
at91_set_b_periph(AT91_PIO_PORTD, 9, 1);
|
|
}
|
|
if (cs_mask & (1 << 4)) {
|
|
at91_set_pio_output(AT91_PIO_PORTA, 28, 1);
|
|
}
|
|
if (cs_mask & (1 << 5)) {
|
|
at91_set_pio_output(AT91_PIO_PORTB, 7, 1);
|
|
}
|
|
if (cs_mask & (1 << 6)) {
|
|
at91_set_pio_output(AT91_PIO_PORTD, 8, 1);
|
|
}
|
|
if (cs_mask & (1 << 7)) {
|
|
at91_set_pio_output(AT91_PIO_PORTD, 9, 1);
|
|
}
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_GENERIC_ATMEL_MCI
|
|
void at91_mci_hw_init(void)
|
|
{
|
|
struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC;
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTA, 2, 0); /* MCI CLK */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 1, 0); /* MCI CDA */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 0, 0); /* MCI DA0 */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 3, 0); /* MCI DA1 */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 4, 0); /* MCI DA2 */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 5, 0); /* MCI DA3 */
|
|
|
|
/* Enable clock */
|
|
writel(1 << ATMEL_ID_MCI, &pmc->pcer);
|
|
}
|
|
#endif
|