d0ffd15cff
Since DRAM_MEMORY_TYPE_DDR3 is defined let's use it instead of magic number 3. Signed-off-by: Giulio Benetti <giulio.benetti@benettiengineering.com> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
40 lines
821 B
C
40 lines
821 B
C
/* DRAM parameters for auto dram configuration on sun5i and sun7i */
|
|
|
|
#include <common.h>
|
|
#include <init.h>
|
|
#include <asm/arch/dram.h>
|
|
|
|
static struct dram_para dram_para = {
|
|
.clock = CONFIG_DRAM_CLK,
|
|
.mbus_clock = CONFIG_DRAM_MBUS_CLK,
|
|
.type = DRAM_MEMORY_TYPE_DDR3,
|
|
.rank_num = 1,
|
|
.density = 0,
|
|
.io_width = 0,
|
|
.bus_width = 0,
|
|
.zq = CONFIG_DRAM_ZQ,
|
|
.odt_en = IS_ENABLED(CONFIG_DRAM_ODT_EN),
|
|
.size = 0,
|
|
#ifdef CONFIG_DRAM_TIMINGS_VENDOR_MAGIC
|
|
.cas = 9,
|
|
.tpr0 = 0x42d899b7,
|
|
.tpr1 = 0xa090,
|
|
.tpr2 = 0x22a00,
|
|
.emr2 = 0x10,
|
|
#else
|
|
# include "dram_timings_sun4i.h"
|
|
.active_windowing = 1,
|
|
#endif
|
|
.tpr3 = CONFIG_DRAM_TPR3,
|
|
.tpr4 = 0,
|
|
.tpr5 = 0,
|
|
.emr1 = CONFIG_DRAM_EMR1,
|
|
.emr3 = 0,
|
|
.dqs_gating_delay = CONFIG_DRAM_DQS_GATING_DELAY,
|
|
};
|
|
|
|
unsigned long sunxi_dram_init(void)
|
|
{
|
|
return dramc_init(&dram_para);
|
|
}
|