b00a21f088
We should be setting the FPGA Interface Group global bit that will correctly disable all interfaces between the FPGA and HPS. Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com> |
||
---|---|---|
.. | ||
ACEX1K.c | ||
altera.c | ||
cyclon2.c | ||
fpga.c | ||
ivm_core.c | ||
lattice.c | ||
Makefile | ||
socfpga.c | ||
spartan2.c | ||
spartan3.c | ||
stratixII.c | ||
virtex2.c | ||
xilinx.c | ||
zynqpl.c |