Add a uclass for AXI (Advanced eXtensible Interface) busses, and a driver for the gdsys IHS AXI bus on IHS FPGAs. Signed-off-by: Mario Six <mario.six@gdsys.cc> Reviewed-by: Simon Glass <sjg@chromium.org>
14 lines
514 B
Plaintext
14 lines
514 B
Plaintext
menuconfig AXI
|
|
bool "AXI bus drivers"
|
|
help
|
|
Support AXI (Advanced eXtensible Interface) busses, a on-chip
|
|
interconnect specification for managing functional blocks in SoC
|
|
designs, which is also often used in designs involving FPGAs (e.g.
|
|
communication with IP cores in Xilinx FPGAs).
|
|
|
|
These types of busses expose a virtual address space that can be
|
|
accessed using different address widths (8, 16, and 32 are supported
|
|
for now).
|
|
|
|
Other similar bus architectures may be compatible as well.
|