aa6e94deab
The rest of the unmigrated CONFIG symbols in the CONFIG_SYS_SDRAM namespace do not easily transition to Kconfig. In many cases they likely should come from the device tree instead. Move these out of CONFIG namespace and in to CFG namespace. Signed-off-by: Tom Rini <trini@konsulko.com> Reviewed-by: Simon Glass <sjg@chromium.org>
39 lines
1004 B
C
39 lines
1004 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Configuation settings for the SAM9X60EK board.
|
|
*
|
|
* Copyright (C) 2018 Microchip Technology Inc. and its subsidiaries
|
|
*
|
|
* Author: Sandeep Sheriker M <sandeep.sheriker@microchip.com>
|
|
*/
|
|
|
|
#ifndef __CONFIG_H__
|
|
#define __CONFIG_H__
|
|
|
|
/* ARM asynchronous clock */
|
|
#define CONFIG_SYS_AT91_SLOW_CLOCK 32768
|
|
#define CONFIG_SYS_AT91_MAIN_CLOCK 24000000 /* 24 MHz crystal */
|
|
|
|
#define CONFIG_USART_BASE ATMEL_BASE_DBGU
|
|
#define CONFIG_USART_ID 0 /* ignored in arm */
|
|
|
|
/*
|
|
* define CONFIG_USB_EHCI_HCD to enable USB Hi-Speed (aka 2.0)
|
|
* NB: in this case, USB 1.1 devices won't be recognized.
|
|
*/
|
|
|
|
/* SDRAM */
|
|
#define CFG_SYS_SDRAM_BASE 0x20000000
|
|
#define CFG_SYS_SDRAM_SIZE 0x10000000 /* 256 megs */
|
|
|
|
/* NAND flash */
|
|
#ifdef CONFIG_CMD_NAND
|
|
#define CFG_SYS_NAND_BASE 0x40000000
|
|
#define CFG_SYS_NAND_MASK_ALE BIT(21)
|
|
#define CFG_SYS_NAND_MASK_CLE BIT(22)
|
|
#define CFG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4
|
|
#define CFG_SYS_NAND_READY_PIN AT91_PIN_PD5
|
|
#endif
|
|
|
|
#endif
|