leandrof/u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
9fc5f9daa1
u-boot/arch/arm/mach-uniphier
History
Masahiro Yamada 9fc5f9daa1 ARM: UniPhier: remove unnecessary cache coherency code 
Cache coherency for SMP is cared by Linux.  In U-Boot, the secondary
CPU(s) are just sleeping.  Nothing in memory is shared with the
primary CPU.

Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
2015-05-31 02:55:38 +09:00
..
include/mach ARM: UniPhier: use 32 bit register access for debug UART setting 2015-05-31 02:55:34 +09:00
ph1-ld4 ARM: UniPhier: replace <asm/io.h> with <linux/io.h> 2015-05-31 02:53:56 +09:00
ph1-pro4 ARM: UniPhier: replace <asm/io.h> with <linux/io.h> 2015-05-31 02:53:56 +09:00
ph1-sld8 ARM: UniPhier: replace <asm/io.h> with <linux/io.h> 2015-05-31 02:53:56 +09:00
board_common.c ARM: UniPhier: include <mach/*.h> instead of <asm/arch/*.h> 2015-03-01 00:02:18 +09:00
board_early_init_f.c ARM: UniPhier: split clkrst_init() into two functions 2015-03-01 00:02:36 +09:00
board_early_init_r.c ARM: UniPhier: include <mach/*.h> instead of <asm/arch/*.h> 2015-03-01 00:02:18 +09:00
board_late_init.c ARM: UniPhier: replace <asm/io.h> with <linux/io.h> 2015-05-31 02:53:56 +09:00
cache_uniphier.c ARM: UniPhier: replace <asm/io.h> with <linux/io.h> 2015-05-31 02:53:56 +09:00
cmd_ddrphy.c ARM: UniPhier: replace <asm/io.h> with <linux/io.h> 2015-05-31 02:53:56 +09:00
cmd_pinmon.c ARM: UniPhier: include <mach/*.h> instead of <asm/arch/*.h> 2015-03-01 00:02:18 +09:00
cpu_info.c ARM: UniPhier: replace <asm/io.h> with <linux/io.h> 2015-05-31 02:53:56 +09:00
ddrphy_training.c ARM: UniPhier: replace <asm/io.h> with <linux/io.h> 2015-05-31 02:53:56 +09:00
dram_init.c ARM: UniPhier: move SoC sources to mach-uniphier 2015-03-01 00:01:56 +09:00
init_page_table.S ARM: UniPhier: use CONFIG_SPL_STACK to define SPL stack pointer 2015-03-24 00:15:38 +09:00
Kconfig ARM: UniPhier: update the vendor name of UniPhier in Kconfig 2015-05-31 02:55:30 +09:00
late_lowlevel_init.S ARM: UniPhier: disable L2 cache by lowlevel_init of U-Boot proper 2015-03-24 00:15:58 +09:00
lowlevel_init.S ARM: UniPhier: remove unnecessary cache coherency code 2015-05-31 02:55:38 +09:00
Makefile ARM: UniPhier: optimize kicking secondary CPUs code 2015-03-24 00:15:55 +09:00
memconf.c ARM: UniPhier: replace <asm/io.h> with <linux/io.h> 2015-05-31 02:53:56 +09:00
print_misc_info.c ARM: UniPhier: include <mach/*.h> instead of <asm/arch/*.h> 2015-03-01 00:02:18 +09:00
reset.c ARM: UniPhier: replace <asm/io.h> with <linux/io.h> 2015-05-31 02:53:56 +09:00
spl.c ARM: UniPhier: enable Driver Model and UART on SPL 2015-03-24 00:15:35 +09:00
support_card.c ARM: UniPhier: replace <asm/io.h> with <linux/io.h> 2015-05-31 02:53:56 +09:00
timer.c ARM: UniPhier: replace <asm/io.h> with <linux/io.h> 2015-05-31 02:53:56 +09:00