86cf1c8285
We have the following cases: - CONFIG_NR_DRAM_BANKS was defined, migrate normally - CONFIG_NR_DRAM_BANKS_MAX was defined and then used for CONFIG_NR_DRAM_BANKS after a check, just migrate it over now. - CONFIG_NR_DRAM_BANKS was very oddly defined on p2771-0000-* (to 1024 + 2), set this to 8. Signed-off-by: Tom Rini <trini@konsulko.com>
51 lines
1.2 KiB
Plaintext
51 lines
1.2 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ARCH_DAVINCI=y
|
|
CONFIG_SYS_TEXT_BASE=0xc1080000
|
|
CONFIG_TARGET_OMAPL138_LCDK=y
|
|
CONFIG_SYS_DA850_PLL0_POSTDIV=0
|
|
CONFIG_SYS_DA850_PLL1_PLLDIV3=0x8003
|
|
CONFIG_TI_COMMON_CMD_OPTIONS=y
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
CONFIG_SPL_MMC_SUPPORT=y
|
|
CONFIG_SPL_SERIAL_SUPPORT=y
|
|
CONFIG_SPL=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="da850-lcdk"
|
|
CONFIG_NR_DRAM_BANKS=1
|
|
CONFIG_BOOTDELAY=3
|
|
CONFIG_LOGLEVEL=3
|
|
CONFIG_VERSION_VARIABLE=y
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
|
CONFIG_BOARD_EARLY_INIT_F=y
|
|
CONFIG_SPL_BOARD_INIT=y
|
|
CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0xb5
|
|
CONFIG_SPL_NAND_SUPPORT=y
|
|
CONFIG_HUSH_PARSER=y
|
|
CONFIG_CRC32_VERIFY=y
|
|
# CONFIG_CMD_EEPROM is not set
|
|
# CONFIG_CMD_FLASH is not set
|
|
# CONFIG_CMD_GPIO is not set
|
|
CONFIG_CMD_NAND=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_CMD_DIAG=y
|
|
CONFIG_CMD_UBI=y
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_ENV_IS_IN_NAND=y
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_DM=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_DM_I2C_COMPAT=y
|
|
CONFIG_NAND=y
|
|
CONFIG_NAND_DAVINCI=y
|
|
CONFIG_SYS_NAND_BUSWIDTH_16BIT=y
|
|
CONFIG_SYS_NAND_U_BOOT_LOCATIONS=y
|
|
CONFIG_SYS_NAND_U_BOOT_OFFS=0x28000
|
|
CONFIG_SPL_NAND_SIMPLE=y
|
|
CONFIG_SPI_FLASH=y
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
CONFIG_SPI_FLASH_WINBOND=y
|
|
CONFIG_DM_SERIAL=y
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_SPI=y
|
|
CONFIG_DAVINCI_SPI=y
|