Logo
Explore Help
Register Sign In
leandrof/u-boot
1
0
Fork 1
You've already forked u-boot
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Files
7819ed6cb24c73139767ec49445ede731bede3cb
u-boot/arch/riscv/lib
History
Bin Meng 08337cd648 riscv: bootm: Support booting VxWorks
Register the 'bootm' function for booting VxWorks kernel for
RISC-V architecture.

Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
2018-12-31 08:08:51 -05:00
..
asm-offsets.c
riscv: Save boot hart id to the global data
2018-12-18 09:56:27 +08:00
boot.c
…
bootm.c
riscv: bootm: Support booting VxWorks
2018-12-31 08:08:51 -05:00
cache.c
riscv: cache: Implement i/dcache [status, enable, disable]
2018-11-26 13:58:01 +08:00
crt0_riscv_efi.S
riscv: efi: Generate Microsoft PE format compliant images
2018-12-02 21:59:36 +01:00
elf_riscv32_efi.lds
…
elf_riscv64_efi.lds
…
interrupts.c
riscv: Adjust the _exit_trap() position to come before handle_trap()
2018-12-18 09:56:27 +08:00
Makefile
riscv: Implement riscv_get_time() API using rdtime instruction
2018-12-18 09:56:27 +08:00
rdtime.c
riscv: Implement riscv_get_time() API using rdtime instruction
2018-12-18 09:56:27 +08:00
reloc_riscv_efi.c
riscv: Remove unused _relocate arguments
2018-07-19 16:31:37 -04:00
reset.c
riscv: cosmetic: Reword do_reset() printf message.
2018-10-03 17:49:27 +08:00
setjmp.S
riscv: rename CPU_RISCV_32/64 to match architecture names ARCH_RV32I/64I
2018-11-26 13:57:29 +08:00
sifive_clint.c
riscv: Add a SYSCON driver for SiFive's Core Local Interruptor
2018-12-18 09:56:26 +08:00
Powered by Gitea Version: 1.25.1 Page: 2130ms Template: 17ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API