5fb0151697
Intel FSP has the capability to walk through the microcode blocks which are passed as the TempRamInit() parameter from U-Boot and finds the most appropriate microcode which is suitable for the cpu on which it is running. Now we've seen several steppings for Intel BayTrail series processors, adding those microcodes to the Intel BayleyBay and MinnowMax board device tree files. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Signed-off-by: Simon Glass <sjg@chromium.org> |
||
---|---|---|
.. | ||
include | ||
microcode | ||
.gitignore | ||
bayleybay.dts | ||
chromebook_link.dts | ||
chromebox_panther.dts | ||
crownbay.dts | ||
efi.dts | ||
galileo.dts | ||
Makefile | ||
minnowmax.dts | ||
qemu-x86_i440fx.dts | ||
qemu-x86_q35.dts | ||
rtc.dtsi | ||
serial.dtsi | ||
skeleton.dtsi |