40 lines
979 B
C
40 lines
979 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright 2022 Google LLC
|
|
*/
|
|
#ifndef __SOCFGPA_CHAMELEONV3_H__
|
|
#define __SOCFGPA_CHAMELEONV3_H__
|
|
|
|
#include <asm/arch/base_addr_a10.h>
|
|
|
|
/*
|
|
* U-Boot general configurations
|
|
*/
|
|
|
|
/* Memory configurations */
|
|
#define PHYS_SDRAM_1_SIZE 0x40000000
|
|
|
|
/*
|
|
* Serial / UART configurations
|
|
*/
|
|
#define CONFIG_SYS_NS16550_MEM32
|
|
#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, 115200}
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"autoload=no\0" \
|
|
"bootargs=cma=256M console=ttyS1,115200 root=/dev/mmcblk0p3 rw rootwait\0" \
|
|
"distro_bootcmd=bridge enable; run bootcmd_mmc\0" \
|
|
"bootcmd_mmc=load mmc 0:1 ${loadaddr} kernel.itb; bootm\0" \
|
|
"bootcmd_net=dhcp; tftpboot ${loadaddr} kernel.itb; bootm\0"
|
|
|
|
/*
|
|
* L4 OSC1 Timer 0
|
|
*/
|
|
/* reload value when timer count to zero */
|
|
#define TIMER_LOAD_VAL 0xFFFFFFFF
|
|
|
|
/* The rest of the configuration is shared */
|
|
#include <configs/socfpga_common.h>
|
|
|
|
#endif /* __SOCFGPA_CHAMELEONV3_H__ */
|