c6b0b09032
The pinctrl bindings used by Linux are an incomplete description of the hardware. It is possible in most cases to determine the register address of each, but not in all cases. By adding an additional property we can fix this, and avoid adding a table to U-Boot for every single Exynos SOC. Signed-off-by: Simon Glass <sjg@chromium.org>
41 lines
700 B
Plaintext
41 lines
700 B
Plaintext
/*
|
|
* U-Boot additions to enable a generic Exynos GPIO driver
|
|
*
|
|
* Copyright (c) 2014 Google, Inc
|
|
*/
|
|
|
|
/{
|
|
/*
|
|
* Replicate the ordering of arch/arm/include/asm/arch-exynos/gpio.h
|
|
* TODO(sjg@chromium.org): This ordering ceases to matter once GPIO
|
|
* numbers are not needed in U-Boot for exynos.
|
|
*/
|
|
pinctrl@14010000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
pinctrl@13400000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
gpy7 {
|
|
};
|
|
|
|
gpx0 {
|
|
reg = <0xc00>;
|
|
};
|
|
};
|
|
pinctrl@13410000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
pinctrl@14000000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
pinctrl@03860000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
};
|