7b40b91e72
i.MXRT1050 provides mxsfb compatible lcd controller, so let's enable video mxsfb driver with 16bpp depth if CONFIG_DM_VIDEO is selected since board has 16bpp only connection. Signed-off-by: Giulio Benetti <giulio.benetti@benettiengineering.com> Reviewed-by: Anatolij Gustschin <agust@denx.de>
62 lines
1.4 KiB
C
62 lines
1.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2019
|
|
* Author(s): Giulio Benetti <giulio.benetti@benettiengineering.com>
|
|
*/
|
|
|
|
#ifndef __IMXRT1050_EVK_H
|
|
#define __IMXRT1050_EVK_H
|
|
|
|
#include <asm/arch/imx-regs.h>
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x20280000
|
|
|
|
#ifdef CONFIG_SUPPORT_SPL
|
|
#define CONFIG_SYS_LOAD_ADDR 0x20209000
|
|
#else
|
|
#define CONFIG_SYS_LOAD_ADDR 0x80000000
|
|
#define CONFIG_LOADADDR 0x80000000
|
|
#endif
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC135 1
|
|
#define ESDHCI_QUIRK_BROKEN_TIMEOUT_VALUE 1
|
|
|
|
#define PHYS_SDRAM 0x80000000
|
|
#define PHYS_SDRAM_SIZE (32 * 1024 * 1024)
|
|
|
|
#define DMAMEM_SZ_ALL (1 * 1024 * 1024)
|
|
#define DMAMEM_BASE (PHYS_SDRAM + PHYS_SDRAM_SIZE - \
|
|
DMAMEM_SZ_ALL)
|
|
|
|
#define CONFIG_SYS_MMC_ENV_DEV 0 /* USDHC1 */
|
|
|
|
#ifdef CONFIG_DM_VIDEO
|
|
#define CONFIG_VIDEO_MXS
|
|
#define CONFIG_VIDEO_LOGO
|
|
#define CONFIG_SPLASH_SCREEN
|
|
#define CONFIG_SPLASH_SCREEN_ALIGN
|
|
#define CONFIG_BMP_16BPP
|
|
#define CONFIG_VIDEO_BMP_RLE8
|
|
#define CONFIG_VIDEO_BMP_LOGO
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"stdin=serial\0" \
|
|
"stdout=serial,vidconsole\0" \
|
|
"stderr=serial,vidconsole\0"
|
|
#endif
|
|
|
|
/*
|
|
* Configuration of the external SDRAM memory
|
|
*/
|
|
#define CONFIG_SYS_MALLOC_LEN (1 * 1024 * 1024)
|
|
|
|
/* For SPL */
|
|
#ifdef CONFIG_SUPPORT_SPL
|
|
#define CONFIG_SPL_STACK CONFIG_SYS_INIT_SP_ADDR
|
|
#define CONFIG_SYS_SPL_LEN 0x00008000
|
|
#define CONFIG_SYS_UBOOT_START 0x800023FD
|
|
#endif
|
|
/* For SPL ends */
|
|
|
|
#endif /* __IMXRT1050_EVK_H */
|