f395cf9cac
Bit 21 in SAR register specifies if TCLK is running at 166 MHz or 200 MHz. This information is undocumented in public Marvell Kirkwood Functional Specifications [2], but is available in Linux v3.15 kirkwood code [1]. Commit8ac303d49f("arm: kirkwood: Do not overwrite CONFIG_SYS_TCLK") broke support for Marvell 88F6281 SoCs because it was expected that all those SoCs have TCLK running at 200 MHz as specified in Marvell 88F6281 Hardware Specifications [3]. Fix broken support for 88F6281 by detecting CONFIG_SYS_TCLK from SAR register, like it was doing Linux v3.15. [1] - https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/tree/arch/arm/mach-kirkwood/common.c?h=v3.15#n542 [2] - https://web.archive.org/web/20130730091033/http://www.marvell.com/embedded-processors/kirkwood/assets/FS_88F6180_9x_6281_OpenSource.pdf [3] - https://web.archive.org/web/20120620073511/http://www.marvell.com/embedded-processors/kirkwood/assets/HW_88F6281_OpenSource.pdf Update by Stefan 2022-08-23: - Fix compilation error for ds109 Fixes:8ac303d49f("arm: kirkwood: Do not overwrite CONFIG_SYS_TCLK") Signed-off-by: Pali Rohár <pali@kernel.org> Reviewed-by: Stefan Roese <sr@denx.de>
76 lines
2.5 KiB
C
76 lines
2.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2009
|
|
* Marvell Semiconductor <www.marvell.com>
|
|
* Written-by: Prafulla Wadaskar <prafulla@marvell.com>
|
|
*
|
|
* Header file for the Marvell's Feroceon CPU core.
|
|
*/
|
|
|
|
#ifndef _ASM_ARCH_KIRKWOOD_H
|
|
#define _ASM_ARCH_KIRKWOOD_H
|
|
|
|
#if defined (CONFIG_FEROCEON_88FR131) || defined (CONFIG_SHEEVA_88SV131)
|
|
|
|
/* SOC specific definations */
|
|
#define INTREG_BASE 0xd0000000
|
|
#define KW_REGISTER(x) (KW_REGS_PHY_BASE + x)
|
|
#define KW_OFFSET_REG (INTREG_BASE + 0x20080)
|
|
|
|
/* undocumented registers */
|
|
#define KW_REG_UNDOC_0x1470 (KW_REGISTER(0x1470))
|
|
#define KW_REG_UNDOC_0x1478 (KW_REGISTER(0x1478))
|
|
|
|
#define MVEBU_SDRAM_BASE (KW_REGISTER(0x1500))
|
|
#define KW_TWSI_BASE (KW_REGISTER(0x11000))
|
|
#define KW_UART0_BASE (KW_REGISTER(0x12000))
|
|
#define KW_UART1_BASE (KW_REGISTER(0x12100))
|
|
#define KW_MPP_BASE (KW_REGISTER(0x10000))
|
|
#define MVEBU_GPIO0_BASE (KW_REGISTER(0x10100))
|
|
#define MVEBU_GPIO1_BASE (KW_REGISTER(0x10140))
|
|
#define KW_RTC_BASE (KW_REGISTER(0x10300))
|
|
#define KW_NANDF_BASE (KW_REGISTER(0x10418))
|
|
#define MVEBU_SPI_BASE (KW_REGISTER(0x10600))
|
|
#define MVEBU_CPU_WIN_BASE (KW_REGISTER(0x20000))
|
|
#define KW_CPU_REG_BASE (KW_REGISTER(0x20100))
|
|
#define MVEBU_TIMER_BASE (KW_REGISTER(0x20300))
|
|
#define KW_REG_PCIE_BASE (KW_REGISTER(0x40000))
|
|
#define KW_USB20_BASE (KW_REGISTER(0x50000))
|
|
#define KW_EGIGA0_BASE (KW_REGISTER(0x72000))
|
|
#define KW_EGIGA1_BASE (KW_REGISTER(0x76000))
|
|
#define KW_SATA_BASE (KW_REGISTER(0x80000))
|
|
#define KW_SDIO_BASE (KW_REGISTER(0x90000))
|
|
|
|
/* Kirkwood Sata controller has two ports */
|
|
#define KW_SATA_PORT0_OFFSET 0x2000
|
|
#define KW_SATA_PORT1_OFFSET 0x4000
|
|
|
|
/* Kirkwood GbE controller has two ports */
|
|
#define MAX_MVGBE_DEVS 2
|
|
#define MVGBE0_BASE KW_EGIGA0_BASE
|
|
#define MVGBE1_BASE KW_EGIGA1_BASE
|
|
|
|
/* Kirkwood USB Host controller */
|
|
#define MVUSB0_BASE KW_USB20_BASE
|
|
#define MVUSB0_CPU_ATTR_DRAM_CS0 KWCPU_ATTR_DRAM_CS0
|
|
#define MVUSB0_CPU_ATTR_DRAM_CS1 KWCPU_ATTR_DRAM_CS1
|
|
#define MVUSB0_CPU_ATTR_DRAM_CS2 KWCPU_ATTR_DRAM_CS2
|
|
#define MVUSB0_CPU_ATTR_DRAM_CS3 KWCPU_ATTR_DRAM_CS3
|
|
|
|
/* Kirkwood CPU memory windows */
|
|
#define MVCPU_WIN_CTRL_DATA KWCPU_WIN_CTRL_DATA
|
|
#define MVCPU_WIN_ENABLE KWCPU_WIN_ENABLE
|
|
#define MVCPU_WIN_DISABLE KWCPU_WIN_DISABLE
|
|
|
|
#define CONFIG_SAR_REG (KW_MPP_BASE + 0x0030)
|
|
|
|
#if defined (CONFIG_KW88F6281)
|
|
#include <asm/arch/kw88f6281.h>
|
|
#elif defined (CONFIG_KW88F6192)
|
|
#include <asm/arch/kw88f6192.h>
|
|
#else
|
|
#error "SOC Name not defined"
|
|
#endif /* CONFIG_KW88F6281 */
|
|
#endif /* CONFIG_FEROCEON_88FR131 */
|
|
#endif /* _ASM_ARCH_KIRKWOOD_H */
|