442a69c143
The commit b583348ca8 ("image: fit: Align hash output buffers") places
the hash output buffer at the .bss section. However, AST2600 by default
executes SPL in the NOR flash XIP way. This results in the hash output
cannot be written to the buffer as it is located at the R/X only region.
We need to move the .bss section out of the SPL body to the DRAM space,
where hash output can be written to. This patch includes:
- Define the .bss section base and size
- A new SPL linker script is added with a separate .bss region specified
- Enable CONFIG_SPL_SEPARATE_BSS kconfig option
Signed-off-by: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
Reviewed-by: Neal Liu <neal_liu@aspeedtech.com>
93 lines
2.2 KiB
Plaintext
93 lines
2.2 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_SYS_DCACHE_OFF=y
|
|
CONFIG_SPL_SYS_THUMB_BUILD=y
|
|
CONFIG_SPL_LDSCRIPT="arch/arm/mach-aspeed/ast2600/u-boot-spl.lds"
|
|
CONFIG_ARCH_ASPEED=y
|
|
CONFIG_SYS_TEXT_BASE=0x80000000
|
|
CONFIG_SYS_MALLOC_LEN=0x2000000
|
|
CONFIG_SYS_MALLOC_F_LEN=0x800
|
|
CONFIG_ASPEED_AST2600=y
|
|
CONFIG_TARGET_EVB_AST2600=y
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
CONFIG_NR_DRAM_BANKS=1
|
|
CONFIG_ENV_SIZE=0x10000
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="ast2600-evb"
|
|
CONFIG_SPL_SERIAL=y
|
|
CONFIG_SPL_STACK_R_ADDR=0x83000000
|
|
CONFIG_SPL_SIZE_LIMIT=0x10000
|
|
CONFIG_SPL=y
|
|
# CONFIG_ARMV7_NONSEC is not set
|
|
CONFIG_SYS_LOAD_ADDR=0x83000000
|
|
# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
|
|
CONFIG_FIT=y
|
|
CONFIG_SPL_FIT_SIGNATURE=y
|
|
CONFIG_SPL_LOAD_FIT=y
|
|
CONFIG_SPL_LOAD_FIT_ADDRESS=0x10000
|
|
# CONFIG_USE_SPL_FIT_GENERATOR is not set
|
|
CONFIG_USE_BOOTARGS=y
|
|
CONFIG_BOOTARGS="console=ttyS4,115200n8 root=/dev/ram rw"
|
|
CONFIG_USE_BOOTCOMMAND=y
|
|
CONFIG_BOOTCOMMAND="run bootspi"
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
|
CONFIG_SPL_SIZE_LIMIT_SUBTRACT_GD=y
|
|
CONFIG_SPL_SIZE_LIMIT_SUBTRACT_MALLOC=y
|
|
CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
|
|
CONFIG_SPL_BSS_START_ADDR=0x83000000
|
|
CONFIG_SPL_BSS_MAX_SIZE=0x1000000
|
|
CONFIG_SPL_SYS_MALLOC_SIMPLE=y
|
|
CONFIG_SPL_STACK_R=y
|
|
CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000000
|
|
CONFIG_SPL_SEPARATE_BSS=y
|
|
CONFIG_SPL_FIT_IMAGE_TINY=y
|
|
CONFIG_SPL_DM_RESET=y
|
|
CONFIG_SPL_RAM_SUPPORT=y
|
|
CONFIG_SPL_RAM_DEVICE=y
|
|
CONFIG_HUSH_PARSER=y
|
|
CONFIG_SYS_CBSIZE=256
|
|
CONFIG_SYS_PBSIZE=276
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_DHCP=y
|
|
CONFIG_BOOTP_BOOTFILESIZE=y
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_SPL_DM=y
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
|
CONFIG_REGMAP=y
|
|
CONFIG_SPL_OF_TRANSLATE=y
|
|
CONFIG_CLK=y
|
|
CONFIG_SPL_CLK=y
|
|
CONFIG_DM_HASH=y
|
|
CONFIG_HASH_ASPEED=y
|
|
CONFIG_ASPEED_ACRY=y
|
|
CONFIG_ASPEED_GPIO=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_MISC=y
|
|
CONFIG_MMC_SDHCI=y
|
|
CONFIG_MMC_SDHCI_ASPEED=y
|
|
CONFIG_PHY_REALTEK=y
|
|
CONFIG_DM_ETH=y
|
|
CONFIG_DM_MDIO=y
|
|
CONFIG_FTGMAC100=y
|
|
CONFIG_ASPEED_MDIO=y
|
|
CONFIG_PHY=y
|
|
CONFIG_PINCTRL=y
|
|
CONFIG_RAM=y
|
|
CONFIG_SPL_RAM=y
|
|
CONFIG_DM_RESET=y
|
|
CONFIG_DM_SERIAL=y
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_SYSRESET=y
|
|
CONFIG_SPL_SYSRESET=y
|
|
CONFIG_WDT=y
|
|
CONFIG_SHA384=y
|
|
CONFIG_HEXDUMP=y
|
|
# CONFIG_EFI_LOADER is not set
|