0613c36a7a
Perform a simple rename of CONFIG_EXTRA_ENV_SETTINGS to CFG_EXTRA_ENV_SETTINGS Signed-off-by: Tom Rini <trini@konsulko.com>
70 lines
1.9 KiB
C
70 lines
1.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright 2019-2021 Toradex
|
|
*/
|
|
|
|
#ifndef __APALIS_IMX8_H
|
|
#define __APALIS_IMX8_H
|
|
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <linux/sizes.h>
|
|
|
|
#define CFG_SYS_FSL_ESDHC_ADDR 0
|
|
#define USDHC1_BASE_ADDR 0x5b010000
|
|
#define USDHC2_BASE_ADDR 0x5b020000
|
|
|
|
/* Networking */
|
|
|
|
#define MEM_LAYOUT_ENV_SETTINGS \
|
|
"fdt_addr_r=0x84000000\0" \
|
|
"kernel_addr_r=0x82000000\0" \
|
|
"ramdisk_addr_r=0x94400000\0" \
|
|
"scriptaddr=0x87000000\0"
|
|
|
|
#define BOOT_TARGET_DEVICES(func) \
|
|
func(MMC, mmc, 1) \
|
|
func(MMC, mmc, 2) \
|
|
func(MMC, mmc, 0) \
|
|
func(DHCP, dhcp, na)
|
|
#include <config_distro_bootcmd.h>
|
|
#undef BOOTENV_RUN_NET_USB_START
|
|
#define BOOTENV_RUN_NET_USB_START ""
|
|
|
|
/* Initial environment variables */
|
|
#define CFG_EXTRA_ENV_SETTINGS \
|
|
BOOTENV \
|
|
MEM_LAYOUT_ENV_SETTINGS \
|
|
"boot_file=Image\0" \
|
|
"boot_script_dhcp=boot.scr\0" \
|
|
"console=ttyLP1 earlycon\0" \
|
|
"fdt_addr=0x83000000\0" \
|
|
"fdt_file=fsl-imx8qm-apalis-eval.dtb\0" \
|
|
"fdtfile=fsl-imx8qm-apalis-eval.dtb\0" \
|
|
"finduuid=part uuid mmc ${mmcdev}:2 uuid\0" \
|
|
"initrd_addr=0x83800000\0" \
|
|
"initrd_high=0xffffffffffffffff\0" \
|
|
"mmcargs=setenv bootargs console=${console},${baudrate} " \
|
|
"root=PARTUUID=${uuid} rootwait " \
|
|
"mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV) "\0" \
|
|
"mmcpart=1\0" \
|
|
"panel=NULL\0" \
|
|
"script=boot.scr\0" \
|
|
"update_uboot=askenv confirm Did you load u-boot-dtb.imx (y/N)?; " \
|
|
"if test \"$confirm\" = \"y\"; then " \
|
|
"setexpr blkcnt ${filesize} + 0x1ff && setexpr blkcnt " \
|
|
"${blkcnt} / 0x200; mmc dev 0 1; mmc write ${loadaddr} 0x0 " \
|
|
"${blkcnt}; fi\0"
|
|
|
|
/* Link Definitions */
|
|
|
|
/* On Apalis iMX8 USDHC1 is eMMC, USDHC2 is 8-bit and USDHC3 is 4-bit MMC/SD */
|
|
#define CFG_SYS_FSL_USDHC_NUM 3
|
|
|
|
#define CFG_SYS_SDRAM_BASE 0x80000000
|
|
#define PHYS_SDRAM_1 0x80000000
|
|
#define PHYS_SDRAM_2 0x880000000
|
|
#define PHYS_SDRAM_1_SIZE SZ_2G /* 2 GB */
|
|
#define PHYS_SDRAM_2_SIZE SZ_2G /* 2 GB */
|
|
|
|
#endif /* __APALIS_IMX8_H */
|