776e8aca0b
When trying to run qemu-riscv64_smode_defconfig with 32 harts booting
fails. The debug UART shows a message
alloc space exhausted
32 is the current maximum number of harts for machine virt in QEMU 7.0.
Raise the default for SYS_MALLOC_F_LEN to 16 KiB.
Move the setting to /Kconfig where we define SYS_MALLOC_F_LEN for
other architectures too.
Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
Reviewed-by: Rick Chen <rick@andestech.com>
375 lines
9.4 KiB
Plaintext
375 lines
9.4 KiB
Plaintext
menu "RISC-V architecture"
|
|
depends on RISCV
|
|
|
|
config SYS_ARCH
|
|
default "riscv"
|
|
|
|
choice
|
|
prompt "Target select"
|
|
optional
|
|
|
|
config TARGET_AX25_AE350
|
|
bool "Support ax25-ae350"
|
|
|
|
config TARGET_MICROCHIP_ICICLE
|
|
bool "Support Microchip PolarFire-SoC Icicle Board"
|
|
|
|
config TARGET_QEMU_VIRT
|
|
bool "Support QEMU Virt Board"
|
|
|
|
config TARGET_SIFIVE_UNLEASHED
|
|
bool "Support SiFive Unleashed Board"
|
|
|
|
config TARGET_SIFIVE_UNMATCHED
|
|
bool "Support SiFive Unmatched Board"
|
|
select SYS_CACHE_SHIFT_6
|
|
|
|
config TARGET_SIPEED_MAIX
|
|
bool "Support Sipeed Maix Board"
|
|
select SYS_CACHE_SHIFT_6
|
|
|
|
config TARGET_OPENPITON_RISCV64
|
|
bool "Support RISC-V cores on OpenPiton SoC"
|
|
|
|
endchoice
|
|
|
|
config SYS_ICACHE_OFF
|
|
bool "Do not enable icache"
|
|
help
|
|
Do not enable instruction cache in U-Boot.
|
|
|
|
config SPL_SYS_ICACHE_OFF
|
|
bool "Do not enable icache in SPL"
|
|
depends on SPL
|
|
default SYS_ICACHE_OFF
|
|
help
|
|
Do not enable instruction cache in SPL.
|
|
|
|
config SYS_DCACHE_OFF
|
|
bool "Do not enable dcache"
|
|
help
|
|
Do not enable data cache in U-Boot.
|
|
|
|
config SPL_SYS_DCACHE_OFF
|
|
bool "Do not enable dcache in SPL"
|
|
depends on SPL
|
|
default SYS_DCACHE_OFF
|
|
help
|
|
Do not enable data cache in SPL.
|
|
|
|
# board-specific options below
|
|
source "board/AndesTech/ax25-ae350/Kconfig"
|
|
source "board/emulation/qemu-riscv/Kconfig"
|
|
source "board/microchip/mpfs_icicle/Kconfig"
|
|
source "board/sifive/unleashed/Kconfig"
|
|
source "board/sifive/unmatched/Kconfig"
|
|
source "board/openpiton/riscv64/Kconfig"
|
|
source "board/sipeed/maix/Kconfig"
|
|
|
|
# platform-specific options below
|
|
source "arch/riscv/cpu/ax25/Kconfig"
|
|
source "arch/riscv/cpu/fu540/Kconfig"
|
|
source "arch/riscv/cpu/fu740/Kconfig"
|
|
source "arch/riscv/cpu/generic/Kconfig"
|
|
|
|
# architecture-specific options below
|
|
|
|
choice
|
|
prompt "Base ISA"
|
|
default ARCH_RV32I
|
|
|
|
config ARCH_RV32I
|
|
bool "RV32I"
|
|
select 32BIT
|
|
help
|
|
Choose this option to target the RV32I base integer instruction set.
|
|
|
|
config ARCH_RV64I
|
|
bool "RV64I"
|
|
select 64BIT
|
|
select PHYS_64BIT
|
|
help
|
|
Choose this option to target the RV64I base integer instruction set.
|
|
|
|
endchoice
|
|
|
|
choice
|
|
prompt "Code Model"
|
|
default CMODEL_MEDLOW
|
|
|
|
config CMODEL_MEDLOW
|
|
bool "medium low code model"
|
|
help
|
|
U-Boot and its statically defined symbols must lie within a single 2 GiB
|
|
address range and must lie between absolute addresses -2 GiB and +2 GiB.
|
|
|
|
config CMODEL_MEDANY
|
|
bool "medium any code model"
|
|
help
|
|
U-Boot and its statically defined symbols must be within any single 2 GiB
|
|
address range.
|
|
|
|
endchoice
|
|
|
|
choice
|
|
prompt "Run Mode"
|
|
default RISCV_MMODE
|
|
|
|
config RISCV_MMODE
|
|
bool "Machine"
|
|
help
|
|
Choose this option to build U-Boot for RISC-V M-Mode.
|
|
|
|
config RISCV_SMODE
|
|
bool "Supervisor"
|
|
help
|
|
Choose this option to build U-Boot for RISC-V S-Mode.
|
|
|
|
endchoice
|
|
|
|
choice
|
|
prompt "SPL Run Mode"
|
|
default SPL_RISCV_MMODE
|
|
depends on SPL
|
|
|
|
config SPL_RISCV_MMODE
|
|
bool "Machine"
|
|
help
|
|
Choose this option to build U-Boot SPL for RISC-V M-Mode.
|
|
|
|
config SPL_RISCV_SMODE
|
|
bool "Supervisor"
|
|
help
|
|
Choose this option to build U-Boot SPL for RISC-V S-Mode.
|
|
|
|
endchoice
|
|
|
|
config RISCV_ISA_C
|
|
bool "Emit compressed instructions"
|
|
default y
|
|
help
|
|
Adds "C" to the ISA subsets that the toolchain is allowed to emit
|
|
when building U-Boot, which results in compressed instructions in the
|
|
U-Boot binary.
|
|
|
|
config RISCV_ISA_A
|
|
def_bool y
|
|
|
|
config 32BIT
|
|
bool
|
|
|
|
config 64BIT
|
|
bool
|
|
|
|
config DMA_ADDR_T_64BIT
|
|
bool
|
|
default y if 64BIT
|
|
|
|
config SIFIVE_CLINT
|
|
bool
|
|
depends on RISCV_MMODE
|
|
help
|
|
The SiFive CLINT block holds memory-mapped control and status registers
|
|
associated with software and timer interrupts.
|
|
|
|
config SPL_SIFIVE_CLINT
|
|
bool
|
|
depends on SPL_RISCV_MMODE
|
|
help
|
|
The SiFive CLINT block holds memory-mapped control and status registers
|
|
associated with software and timer interrupts.
|
|
|
|
config SIFIVE_CACHE
|
|
bool
|
|
help
|
|
This enables the operations to configure SiFive cache
|
|
|
|
config ANDES_PLIC
|
|
bool
|
|
depends on RISCV_MMODE || SPL_RISCV_MMODE
|
|
select REGMAP
|
|
select SYSCON
|
|
select SPL_REGMAP if SPL
|
|
select SPL_SYSCON if SPL
|
|
help
|
|
The Andes PLIC block holds memory-mapped claim and pending registers
|
|
associated with software interrupt.
|
|
|
|
config SMP
|
|
bool "Symmetric Multi-Processing"
|
|
depends on SBI_V01 || !RISCV_SMODE
|
|
help
|
|
This enables support for systems with more than one CPU. If
|
|
you say N here, U-Boot will run on single and multiprocessor
|
|
machines, but will use only one CPU of a multiprocessor
|
|
machine. If you say Y here, U-Boot will run on many, but not
|
|
all, single processor machines.
|
|
|
|
config SPL_SMP
|
|
bool "Symmetric Multi-Processing in SPL"
|
|
depends on SPL && SPL_RISCV_MMODE
|
|
default y
|
|
help
|
|
This enables support for systems with more than one CPU in SPL.
|
|
If you say N here, U-Boot SPL will run on single and multiprocessor
|
|
machines, but will use only one CPU of a multiprocessor
|
|
machine. If you say Y here, U-Boot SPL will run on many, but not
|
|
all, single processor machines.
|
|
|
|
config NR_CPUS
|
|
int "Maximum number of CPUs (2-32)"
|
|
range 2 32
|
|
depends on SMP || SPL_SMP
|
|
default 8
|
|
help
|
|
On multiprocessor machines, U-Boot sets up a stack for each CPU.
|
|
Stack memory is pre-allocated. U-Boot must therefore know the
|
|
maximum number of CPUs that may be present.
|
|
|
|
config SBI
|
|
bool
|
|
default y if RISCV_SMODE || SPL_RISCV_SMODE
|
|
|
|
choice
|
|
prompt "SBI support"
|
|
default SBI_V02
|
|
|
|
config SBI_V01
|
|
bool "SBI v0.1 support"
|
|
depends on SBI
|
|
help
|
|
This config allows kernel to use SBI v0.1 APIs. This will be
|
|
deprecated in future once legacy M-mode software are no longer in use.
|
|
|
|
config SBI_V02
|
|
bool "SBI v0.2 support"
|
|
depends on SBI
|
|
help
|
|
This config allows kernel to use SBI v0.2 APIs. SBI v0.2 is more
|
|
scalable and extendable to handle future needs for RISC-V supervisor
|
|
interfaces. For example, with SBI v0.2 HSM extension, only a single
|
|
hart need to boot and enter operating system. The booting hart can
|
|
bring up secondary harts one by one afterwards.
|
|
|
|
Choose this option if OpenSBI v0.7 or above release is used together
|
|
with U-Boot.
|
|
|
|
endchoice
|
|
|
|
config SBI_IPI
|
|
bool
|
|
depends on SBI
|
|
default y if RISCV_SMODE || SPL_RISCV_SMODE
|
|
depends on SMP
|
|
|
|
config XIP
|
|
bool "XIP mode"
|
|
help
|
|
XIP (eXecute In Place) is a method for executing code directly
|
|
from a NOR flash memory without copying the code to ram.
|
|
Say yes here if U-Boot boots from flash directly.
|
|
|
|
config SHOW_REGS
|
|
bool "Show registers on unhandled exception"
|
|
|
|
config RISCV_PRIV_1_9
|
|
bool "Use version 1.9 of the RISC-V priviledged specification"
|
|
help
|
|
Older versions of the RISC-V priviledged specification had
|
|
separate counter enable CSRs for each privilege mode. Writing
|
|
to the unified mcounteren CSR on a processor implementing the
|
|
old specification will result in an illegal instruction
|
|
exception. In addition to counter CSR changes, the way virtual
|
|
memory is configured was also changed.
|
|
|
|
config STACK_SIZE_SHIFT
|
|
int
|
|
default 14
|
|
|
|
config OF_BOARD_FIXUP
|
|
default y if OF_SEPARATE && RISCV_SMODE
|
|
|
|
menu "Use assembly optimized implementation of memory routines"
|
|
|
|
config USE_ARCH_MEMCPY
|
|
bool "Use an assembly optimized implementation of memcpy"
|
|
default y
|
|
help
|
|
Enable the generation of an optimized version of memcpy.
|
|
Such an implementation may be faster under some conditions
|
|
but may increase the binary size.
|
|
|
|
config SPL_USE_ARCH_MEMCPY
|
|
bool "Use an assembly optimized implementation of memcpy for SPL"
|
|
default y if USE_ARCH_MEMCPY
|
|
depends on SPL
|
|
help
|
|
Enable the generation of an optimized version of memcpy.
|
|
Such an implementation may be faster under some conditions
|
|
but may increase the binary size.
|
|
|
|
config TPL_USE_ARCH_MEMCPY
|
|
bool "Use an assembly optimized implementation of memcpy for TPL"
|
|
default y if USE_ARCH_MEMCPY
|
|
depends on TPL
|
|
help
|
|
Enable the generation of an optimized version of memcpy.
|
|
Such an implementation may be faster under some conditions
|
|
but may increase the binary size.
|
|
|
|
config USE_ARCH_MEMMOVE
|
|
bool "Use an assembly optimized implementation of memmove"
|
|
default y
|
|
help
|
|
Enable the generation of an optimized version of memmove.
|
|
Such an implementation may be faster under some conditions
|
|
but may increase the binary size.
|
|
|
|
config SPL_USE_ARCH_MEMMOVE
|
|
bool "Use an assembly optimized implementation of memmove for SPL"
|
|
default y if USE_ARCH_MEMCPY
|
|
depends on SPL
|
|
help
|
|
Enable the generation of an optimized version of memmove.
|
|
Such an implementation may be faster under some conditions
|
|
but may increase the binary size.
|
|
|
|
config TPL_USE_ARCH_MEMMOVE
|
|
bool "Use an assembly optimized implementation of memmove for TPL"
|
|
default y if USE_ARCH_MEMCPY
|
|
depends on TPL
|
|
help
|
|
Enable the generation of an optimized version of memmove.
|
|
Such an implementation may be faster under some conditions
|
|
but may increase the binary size.
|
|
|
|
config USE_ARCH_MEMSET
|
|
bool "Use an assembly optimized implementation of memset"
|
|
default y
|
|
help
|
|
Enable the generation of an optimized version of memset.
|
|
Such an implementation may be faster under some conditions
|
|
but may increase the binary size.
|
|
|
|
config SPL_USE_ARCH_MEMSET
|
|
bool "Use an assembly optimized implementation of memset for SPL"
|
|
default y if USE_ARCH_MEMSET
|
|
depends on SPL
|
|
help
|
|
Enable the generation of an optimized version of memset.
|
|
Such an implementation may be faster under some conditions
|
|
but may increase the binary size.
|
|
|
|
config TPL_USE_ARCH_MEMSET
|
|
bool "Use an assembly optimized implementation of memset for TPL"
|
|
default y if USE_ARCH_MEMSET
|
|
depends on TPL
|
|
help
|
|
Enable the generation of an optimized version of memset.
|
|
Such an implementation may be faster under some conditions
|
|
but may increase the binary size.
|
|
|
|
endmenu
|
|
|
|
endmenu
|