18739e2ccc
Intel chips have a turbo mode where they can run faster for a short period until they reach thermal limits. Add code to adjust and query this feature. Signed-off-by: Simon Glass <sjg@chromium.org>
90 lines
2.9 KiB
C
90 lines
2.9 KiB
C
/*
|
|
* From Coreboot file of same name
|
|
*
|
|
* Copyright (C) 2007-2009 coresystems GmbH
|
|
* 2012 secunet Security Networks AG
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#ifndef _ASM_SPEEDSTEP_H
|
|
#define _ASM_SPEEDSTEP_H
|
|
|
|
/* Magic value used to locate speedstep configuration in the device tree */
|
|
#define SPEEDSTEP_APIC_MAGIC 0xACAC
|
|
|
|
/* MWAIT coordination I/O base address. This must match
|
|
* the \_PR_.CPU0 PM base address.
|
|
*/
|
|
#define PMB0_BASE 0x510
|
|
|
|
/* PMB1: I/O port that triggers SMI once cores are in the same state.
|
|
* See CSM Trigger, at PMG_CST_CONFIG_CONTROL[6:4]
|
|
*/
|
|
#define PMB1_BASE 0x800
|
|
|
|
struct sst_state {
|
|
uint8_t dynfsb:1; /* whether this is SLFM */
|
|
uint8_t nonint:1; /* add .5 to ratio */
|
|
uint8_t ratio:6;
|
|
uint8_t vid;
|
|
uint8_t is_turbo;
|
|
uint8_t is_slfm;
|
|
uint32_t power;
|
|
};
|
|
#define SPEEDSTEP_RATIO_SHIFT 8
|
|
#define SPEEDSTEP_RATIO_DYNFSB_SHIFT (7 + SPEEDSTEP_RATIO_SHIFT)
|
|
#define SPEEDSTEP_RATIO_DYNFSB (1 << SPEEDSTEP_RATIO_DYNFSB_SHIFT)
|
|
#define SPEEDSTEP_RATIO_NONINT_SHIFT (6 + SPEEDSTEP_RATIO_SHIFT)
|
|
#define SPEEDSTEP_RATIO_NONINT (1 << SPEEDSTEP_RATIO_NONINT_SHIFT)
|
|
#define SPEEDSTEP_RATIO_VALUE_MASK (0x1f << SPEEDSTEP_RATIO_SHIFT)
|
|
#define SPEEDSTEP_VID_MASK 0x3f
|
|
#define SPEEDSTEP_STATE_FROM_MSR(val, mask) ((struct sst_state){ \
|
|
0, /* dynfsb won't be read. */ \
|
|
((val & mask) & SPEEDSTEP_RATIO_NONINT) ? 1 : 0, \
|
|
(((val & mask) & SPEEDSTEP_RATIO_VALUE_MASK) \
|
|
>> SPEEDSTEP_RATIO_SHIFT), \
|
|
(val & mask) & SPEEDSTEP_VID_MASK, \
|
|
0, /* not turbo by default */ \
|
|
0, /* not slfm by default */ \
|
|
0 /* power is hardcoded in software. */ \
|
|
})
|
|
#define SPEEDSTEP_ENCODE_STATE(state) ( \
|
|
((uint16_t)(state).dynfsb << SPEEDSTEP_RATIO_DYNFSB_SHIFT) | \
|
|
((uint16_t)(state).nonint << SPEEDSTEP_RATIO_NONINT_SHIFT) | \
|
|
((uint16_t)(state).ratio << SPEEDSTEP_RATIO_SHIFT) | \
|
|
((uint16_t)(state).vid & SPEEDSTEP_VID_MASK))
|
|
#define SPEEDSTEP_DOUBLE_RATIO(state) ( \
|
|
((uint8_t)(state).ratio * 2) + (state).nonint)
|
|
|
|
struct sst_params {
|
|
struct sst_state slfm;
|
|
struct sst_state min;
|
|
struct sst_state max;
|
|
struct sst_state turbo;
|
|
};
|
|
|
|
/* Looking at core2's spec, the highest normal bus ratio for an eist enabled
|
|
processor is 14, the lowest is always 6. This makes 5 states with the
|
|
minimal step width of 2. With turbo mode and super LFM we have at most 7. */
|
|
#define SPEEDSTEP_MAX_NORMAL_STATES 5
|
|
#define SPEEDSTEP_MAX_STATES (SPEEDSTEP_MAX_NORMAL_STATES + 2)
|
|
struct sst_table {
|
|
/* Table of p-states for EMTTM and ACPI by decreasing performance. */
|
|
struct sst_state states[SPEEDSTEP_MAX_STATES];
|
|
int num_states;
|
|
};
|
|
|
|
void speedstep_gen_pstates(struct sst_table *);
|
|
|
|
#define SPEEDSTEP_MAX_POWER_YONAH 31000
|
|
#define SPEEDSTEP_MIN_POWER_YONAH 13100
|
|
#define SPEEDSTEP_MAX_POWER_MEROM 35000
|
|
#define SPEEDSTEP_MIN_POWER_MEROM 25000
|
|
#define SPEEDSTEP_SLFM_POWER_MEROM 12000
|
|
#define SPEEDSTEP_MAX_POWER_PENRYN 35000
|
|
#define SPEEDSTEP_MIN_POWER_PENRYN 15000
|
|
#define SPEEDSTEP_SLFM_POWER_PENRYN 12000
|
|
|
|
#endif
|