6d82517836
Now that new SPI NOR layer uses stateless 4 byte opcodes by default, don't enable SPI_FLASH_BAR. For SPI controllers that cannot support 4-byte addressing, (stm32_qspi.c, fsl_qspi.c, mtk_qspi.c, ich.c, renesas_rpc_spi.c) add an imply clause to enable SPI_FLASH_BAR so as to not break functionality. Signed-off-by: Vignesh R <vigneshr@ti.com> Tested-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com> Tested-by: Stefan Roese <sr@denx.de> Tested-by: Horatiu Vultur <horatiu.vultur@microchip.com> Reviewed-by: Jagan Teki <jagan@openedev.com> Tested-by: Jagan Teki <jagan@amarulasolutions.com> #zynq-microzed
46 lines
1.1 KiB
Plaintext
46 lines
1.1 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ARCH_MVEBU=y
|
|
CONFIG_SYS_TEXT_BASE=0x00800000
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|
|
CONFIG_TARGET_MAXBCM=y
|
|
CONFIG_SPL_SERIAL_SUPPORT=y
|
|
CONFIG_SPL=y
|
|
CONFIG_DEBUG_UART_BASE=0xd0012000
|
|
CONFIG_DEBUG_UART_CLOCK=250000000
|
|
CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
|
CONFIG_SPL_SPI_SUPPORT=y
|
|
CONFIG_DEBUG_UART=y
|
|
CONFIG_NR_DRAM_BANKS=2
|
|
CONFIG_BOOTDELAY=3
|
|
CONFIG_SYS_CONSOLE_INFO_QUIET=y
|
|
# CONFIG_DISPLAY_BOARDINFO is not set
|
|
CONFIG_DISPLAY_BOARDINFO_LATE=y
|
|
CONFIG_SPL_I2C_SUPPORT=y
|
|
CONFIG_SPL_SPI_LOAD=y
|
|
# CONFIG_CMD_FLASH is not set
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_SF=y
|
|
CONFIG_CMD_SPI=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_CMD_DHCP=y
|
|
CONFIG_CMD_TFTPPUT=y
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_CMD_TIME=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="armada-xp-maxbcm"
|
|
CONFIG_SPL_OF_TRANSLATE=y
|
|
# CONFIG_MMC is not set
|
|
CONFIG_SPI_FLASH=y
|
|
CONFIG_SPI_FLASH_MACRONIX=y
|
|
CONFIG_SPI_FLASH_SPANSION=y
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
CONFIG_PHY_MARVELL=y
|
|
CONFIG_PHY_GIGE=y
|
|
CONFIG_MVNETA=y
|
|
CONFIG_MII=y
|
|
CONFIG_DEBUG_UART_SHIFT=2
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_KIRKWOOD_SPI=y
|