c34643e0db
Move original spl to tpl, and add spl to load next stage firmware, adapt all the address and option for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
13 lines
283 B
Plaintext
13 lines
283 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2019 Rockchip Electronic Co.,Ltd
|
|
*/
|
|
|
|
#undef CONFIG_SPL_TEXT_BASE
|
|
#define CONFIG_SPL_TEXT_BASE CONFIG_TPL_TEXT_BASE
|
|
|
|
#undef CONFIG_SPL_MAX_SIZE
|
|
#define CONFIG_SPL_MAX_SIZE CONFIG_TPL_MAX_SIZE
|
|
|
|
#include "../cpu/u-boot-spl.lds"
|