fb3862823b
Add device tree files for Agilex SoC platform. socfpga_agilex-u-boot.dtsi and socfpga_agilex_socdk-u-boot.dts contains Uboot specific DT properties. socfpga_agilex.dtsi and socfpga_agilex_socdk.dts are from Linux (kernel/git/dinguyen/linux.git, commit 6f0bf971bacacc) Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com> Reviewed-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
142 lines
2.3 KiB
Plaintext
142 lines
2.3 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2019, Intel Corporation
|
|
*/
|
|
#include "socfpga_agilex.dtsi"
|
|
|
|
/ {
|
|
model = "SoCFPGA Agilex SoCDK";
|
|
|
|
aliases {
|
|
serial0 = &uart0;
|
|
ethernet0 = &gmac0;
|
|
ethernet1 = &gmac1;
|
|
ethernet2 = &gmac2;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
hps0 {
|
|
label = "hps_led0";
|
|
gpios = <&portb 20 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
hps1 {
|
|
label = "hps_led1";
|
|
gpios = <&portb 19 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
hps2 {
|
|
label = "hps_led2";
|
|
gpios = <&portb 21 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
/* We expect the bootloader to fill in the reg */
|
|
reg = <0 0 0 0>;
|
|
};
|
|
|
|
soc {
|
|
clocks {
|
|
osc1 {
|
|
clock-frequency = <25000000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&gpio1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&gmac0 {
|
|
status = "okay";
|
|
phy-mode = "rgmii";
|
|
phy-handle = <&phy0>;
|
|
|
|
max-frame-size = <9000>;
|
|
|
|
mdio0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "snps,dwmac-mdio";
|
|
phy0: ethernet-phy@0 {
|
|
reg = <4>;
|
|
|
|
txd0-skew-ps = <0>; /* -420ps */
|
|
txd1-skew-ps = <0>; /* -420ps */
|
|
txd2-skew-ps = <0>; /* -420ps */
|
|
txd3-skew-ps = <0>; /* -420ps */
|
|
rxd0-skew-ps = <420>; /* 0ps */
|
|
rxd1-skew-ps = <420>; /* 0ps */
|
|
rxd2-skew-ps = <420>; /* 0ps */
|
|
rxd3-skew-ps = <420>; /* 0ps */
|
|
txen-skew-ps = <0>; /* -420ps */
|
|
txc-skew-ps = <900>; /* 0ps */
|
|
rxdv-skew-ps = <420>; /* 0ps */
|
|
rxc-skew-ps = <1680>; /* 780ps */
|
|
};
|
|
};
|
|
};
|
|
|
|
&mmc {
|
|
status = "okay";
|
|
cap-sd-highspeed;
|
|
broken-cd;
|
|
bus-width = <4>;
|
|
};
|
|
|
|
&uart0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb0 {
|
|
status = "okay";
|
|
disable-over-current;
|
|
};
|
|
|
|
&watchdog0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&qspi {
|
|
flash0: flash@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "mt25qu02g";
|
|
reg = <0>;
|
|
spi-max-frequency = <100000000>;
|
|
|
|
m25p,fast-read;
|
|
cdns,page-size = <256>;
|
|
cdns,block-size = <16>;
|
|
cdns,read-delay = <1>;
|
|
cdns,tshsl-ns = <50>;
|
|
cdns,tsd2d-ns = <50>;
|
|
cdns,tchsh-ns = <4>;
|
|
cdns,tslch-ns = <4>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
qspi_boot: partition@0 {
|
|
label = "Boot and fpga data";
|
|
reg = <0x0 0x034B0000>;
|
|
};
|
|
|
|
qspi_rootfs: partition@34B0000 {
|
|
label = "Root Filesystem - JFFS2";
|
|
reg = <0x034B0000 0x0EB50000>;
|
|
};
|
|
};
|
|
};
|
|
};
|