6bf6d81c11
This is used to avoid clk_enable() return -ENOSYS. Signed-off-by: Chunfeng Yun <chunfeng.yun@mediatek.com> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Ryder Lee <ryder.lee@mediatek.com>
57 lines
1.3 KiB
C
57 lines
1.3 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2016 Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <clk-uclass.h>
|
|
#include <dm.h>
|
|
#include <linux/clk-provider.h>
|
|
|
|
static ulong clk_fixed_rate_get_rate(struct clk *clk)
|
|
{
|
|
return to_clk_fixed_rate(clk->dev)->fixed_rate;
|
|
}
|
|
|
|
/* avoid clk_enable() return -ENOSYS */
|
|
static int dummy_enable(struct clk *clk)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
const struct clk_ops clk_fixed_rate_ops = {
|
|
.get_rate = clk_fixed_rate_get_rate,
|
|
.enable = dummy_enable,
|
|
};
|
|
|
|
static int clk_fixed_rate_ofdata_to_platdata(struct udevice *dev)
|
|
{
|
|
struct clk *clk = &to_clk_fixed_rate(dev)->clk;
|
|
#if !CONFIG_IS_ENABLED(OF_PLATDATA)
|
|
to_clk_fixed_rate(dev)->fixed_rate =
|
|
dev_read_u32_default(dev, "clock-frequency", 0);
|
|
#endif
|
|
/* Make fixed rate clock accessible from higher level struct clk */
|
|
dev->uclass_priv = clk;
|
|
clk->dev = dev;
|
|
clk->enable_count = 0;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct udevice_id clk_fixed_rate_match[] = {
|
|
{
|
|
.compatible = "fixed-clock",
|
|
},
|
|
{ /* sentinel */ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(clk_fixed_rate) = {
|
|
.name = "fixed_rate_clock",
|
|
.id = UCLASS_CLK,
|
|
.of_match = clk_fixed_rate_match,
|
|
.ofdata_to_platdata = clk_fixed_rate_ofdata_to_platdata,
|
|
.platdata_auto_alloc_size = sizeof(struct clk_fixed_rate),
|
|
.ops = &clk_fixed_rate_ops,
|
|
};
|