0f3cf2b3e5
Push generic defines of gpio.h out of mach-davinci to drivers/gpio now that non-davinci architectures are beginning to use this IP. Signed-off-by: Keerthy <j-keerthy@ti.com> Reviewed-by: Tom Rini <trini@konsulko.com> [trini: Fix calimain build] Signed-off-by: Tom Rini <trini@konsulko.com>
42 lines
811 B
C
42 lines
811 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
|
|
#ifndef _GPIO_DA8XX_DEFS_H_
|
|
#define _GPIO_DA8XX_DEFS_H_
|
|
|
|
struct davinci_gpio {
|
|
unsigned int dir;
|
|
unsigned int out_data;
|
|
unsigned int set_data;
|
|
unsigned int clr_data;
|
|
unsigned int in_data;
|
|
unsigned int set_rising;
|
|
unsigned int clr_rising;
|
|
unsigned int set_falling;
|
|
unsigned int clr_falling;
|
|
unsigned int intstat;
|
|
};
|
|
|
|
struct davinci_gpio_bank {
|
|
int num_gpio;
|
|
unsigned int irq_num;
|
|
unsigned int irq_mask;
|
|
unsigned long *in_use;
|
|
struct davinci_gpio *base;
|
|
};
|
|
|
|
#define GPIO_NAME_SIZE 20
|
|
#define MAX_NUM_GPIOS 144
|
|
#define GPIO_BIT(gp) ((gp) & 0x1F)
|
|
|
|
#ifdef CONFIG_DM_GPIO
|
|
|
|
/* Information about a GPIO bank */
|
|
struct davinci_gpio_platdata {
|
|
int bank_index;
|
|
ulong base; /* address of registers in physical memory */
|
|
const char *port_name;
|
|
};
|
|
#endif
|
|
|
|
#endif
|